{"id":"https://openalex.org/W2001429366","doi":"https://doi.org/10.1145/1363686.1364041","title":"The minimization of hardware size in reconfigurable embedded platforms","display_name":"The minimization of hardware size in reconfigurable embedded platforms","publication_year":2008,"publication_date":"2008-03-16","ids":{"openalex":"https://openalex.org/W2001429366","doi":"https://doi.org/10.1145/1363686.1364041","mag":"2001429366"},"language":"en","primary_location":{"id":"doi:10.1145/1363686.1364041","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1363686.1364041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 ACM symposium on Applied computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038014438","display_name":"Nei-Chiung Perng","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Nei-Chiung Perng","raw_affiliation_strings":["Genesys Logic, Inc"],"affiliations":[{"raw_affiliation_string":"Genesys Logic, Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000417436","display_name":"Jian-Jia Chen","orcid":"https://orcid.org/0000-0001-8114-9760"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jian-Jia Chen","raw_affiliation_strings":["Swiss Federal Institute of Technology Zurich (ETHZ)"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Zurich (ETHZ)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056407308","display_name":"Tei\u2010Wei Kuo","orcid":"https://orcid.org/0000-0003-1974-0394"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tei-Wei Kuo","raw_affiliation_strings":["National Taiwan University","National Taiwan University > > > > > >"],"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University > > > > > >","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038014438"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05313182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1517","last_page":"1522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8998075723648071},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7787609100341797},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6395958065986633},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6370587944984436},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.601321280002594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5687236785888672},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5519060492515564},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5046027898788452},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5006754398345947},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48317280411720276},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4700768291950226},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4608674943447113},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4590029716491699},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4551602900028229},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43618929386138916},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4302873909473419},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40198466181755066},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17066031694412231},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14448469877243042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1231602132320404}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8998075723648071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7787609100341797},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6395958065986633},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6370587944984436},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.601321280002594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5687236785888672},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5519060492515564},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5046027898788452},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5006754398345947},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48317280411720276},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4700768291950226},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4608674943447113},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4590029716491699},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4551602900028229},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43618929386138916},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4302873909473419},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40198466181755066},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17066031694412231},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14448469877243042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1231602132320404},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1363686.1364041","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1363686.1364041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 ACM symposium on Applied computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6664983562","display_name":null,"funder_award_id":"NSC 96-2752-E-002-008-PAE","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1479863711","https://openalex.org/W1483017465","https://openalex.org/W1497138450","https://openalex.org/W1975085273","https://openalex.org/W1987412466","https://openalex.org/W2021477284","https://openalex.org/W2037374492","https://openalex.org/W2068041061","https://openalex.org/W2079308193","https://openalex.org/W2106970052","https://openalex.org/W2133697335","https://openalex.org/W2142386205","https://openalex.org/W2160565804","https://openalex.org/W2168497347"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2169571474","https://openalex.org/W4236340819","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773"],"abstract_inverted_index":{"To":[0],"minimize":[1],"the":[2,18,32,35,39,58,102,113,117],"hardware":[3,11,55,75,114],"fabrications":[4],"in":[5],"reconfigurable":[6],"devices,":[7],"this":[8],"paper":[9],"explores":[10],"synthesis":[12],"to":[13,50,111],"derive":[14,51],"reconfiguration":[15,60],"plans":[16],"during":[17,116],"design":[19,118],"time":[20],"based":[21,62,86],"on":[22,63,87],"schedules":[23],"derived":[24],"by":[25,80],"CAD":[26],"tools,":[27],"where":[28,73],"a":[29,74,88],"schedule":[30],"includes":[31],"starting":[33],"time,":[34,37],"execution":[36],"and":[38,66,109],"intertask":[40],"data":[41],"transmissions":[42],"for":[43,54],"each":[44],"task.":[45],"We":[46],"propose":[47],"scheduling":[48,110],"algorithms":[49,97],"optimal":[52],"solutions":[53],"descriptions":[56],"with":[57,92],"same":[59],"latency":[61],"backward":[64,67],"configuration":[65],"ordering":[68],"strategies.":[69],"For":[70],"general":[71],"cases,":[72],"description":[76],"might":[77],"be":[78,99],"shared":[79],"tasks,":[81],"we":[82],"develop":[83],"an":[84],"algorithm":[85],"duplication":[89],"merging":[90],"strategy":[91],"performance":[93],"evaluations.":[94],"Our":[95],"proposed":[96],"could":[98],"applied":[100],"after":[101],"hardware/software":[103],"co-design":[104],"procedures":[105],"of":[106],"task":[107],"partitioning":[108],"optimize":[112],"requirements":[115],"time.":[119]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}