{"id":"https://openalex.org/W2019324657","doi":"https://doi.org/10.1145/1361096.1361109","title":"Fast cycle-approximate instruction set simulation","display_name":"Fast cycle-approximate instruction set simulation","publication_year":2008,"publication_date":"2008-03-13","ids":{"openalex":"https://openalex.org/W2019324657","doi":"https://doi.org/10.1145/1361096.1361109","mag":"2019324657"},"language":"en","primary_location":{"id":"doi:10.1145/1361096.1361109","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1361096.1361109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on Software & compilers for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070407969","display_name":"Bj\u00f6rn Franke","orcid":"https://orcid.org/0000-0002-1219-8523"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Bj\u00f6rn Franke","raw_affiliation_strings":["University of Edinburgh, Edinburgh, United Kingdom","University of Edinburgh, edinburgh, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh, Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"University of Edinburgh, edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070407969"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":4.8525,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.95216578,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8192156553268433},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.709726095199585},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5677968859672546},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5456008911132812},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5181164145469666},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.49032166600227356},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42770108580589294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35445162653923035},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3265616297721863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1915513575077057},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18281129002571106},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.14622312784194946},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08223500847816467},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06796860694885254}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8192156553268433},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.709726095199585},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5677968859672546},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5456008911132812},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5181164145469666},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.49032166600227356},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42770108580589294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35445162653923035},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3265616297721863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1915513575077057},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18281129002571106},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.14622312784194946},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08223500847816467},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06796860694885254},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1361096.1361109","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1361096.1361109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on Software & compilers for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1523970720","https://openalex.org/W1973326708","https://openalex.org/W1975499774","https://openalex.org/W2096858484","https://openalex.org/W2102914803","https://openalex.org/W2114084469","https://openalex.org/W2117285153","https://openalex.org/W2119691711","https://openalex.org/W2126638802","https://openalex.org/W2130263644","https://openalex.org/W2131493012","https://openalex.org/W2132219981","https://openalex.org/W2134032953","https://openalex.org/W2138697832","https://openalex.org/W2141711229","https://openalex.org/W2155867784","https://openalex.org/W2157512422","https://openalex.org/W2158391679","https://openalex.org/W2167209023","https://openalex.org/W2171060037","https://openalex.org/W2561675875","https://openalex.org/W2797380737","https://openalex.org/W2915227566","https://openalex.org/W4240141551","https://openalex.org/W4245124044"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W2111062328","https://openalex.org/W2550108858","https://openalex.org/W1994609733","https://openalex.org/W2075808029","https://openalex.org/W4247993032","https://openalex.org/W2120424507","https://openalex.org/W1781968824","https://openalex.org/W2108386578","https://openalex.org/W3145476088"],"abstract_inverted_index":{"Instruction":[0],"set":[1,33,104],"simulators":[2,34,55],"are":[3],"indispensable":[4],"tools":[5],"in":[6,26,56],"both":[7],"ASIP":[8],"design":[9],"space":[10],"exploration":[11],"and":[12,16,86,101],"the":[13,23,28,44,51,57,73,130],"software":[14],"development":[15],"optimisation":[17],"process":[18],"for":[19,41,132],"existing":[20],"platforms.":[21],"Despite":[22],"recent":[24],"progress":[25],"improving":[27],"speed":[29],"of":[30,53,60,75,105,112,122,129],"functional":[31,84],"instruction":[32],"cycle-accurate":[35,54,96,133],"simulation":[36,85],"is":[37,110],"still":[38],"prohibitively":[39],"slow":[40],"all":[42],"but":[43],"most":[45],"simple":[46],"programs.":[47],"This":[48],"severely":[49],"limits":[50],"applicability":[52],"performance":[58,116],"evaluation":[59],"complex":[61],"embedded":[62],"applications.":[63],"In":[64],"this":[65],"paper":[66],"we":[67],"present":[68],"a":[69,95,102,127],"novel":[70],"approach,":[71],"namely":[72],"prediction":[74],"cycle":[76],"counts":[77],"based":[78],"on":[79],"information":[80],"gathered":[81],"during":[82],"fast":[83],"prior":[87],"training.":[88],"We":[89,107],"have":[90],"evaluated":[91],"our":[92],"approach":[93],"against":[94],"ARM":[97],"v5":[98],"architecture":[99],"simulator":[100],"large":[103],"benchmarks.":[106],"demonstrate":[108],"it":[109],"capability":[111],"providing":[113],"highly":[114],"accurate":[115],"predictions":[117],"with":[118],"an":[119],"average":[120],"error":[121],"less":[123],"than":[124],"5.8%":[125],"at":[126],"fraction":[128],"time":[131],"simulation.":[134]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}