{"id":"https://openalex.org/W2136763488","doi":"https://doi.org/10.1145/1361096.1361105","title":"Fast source-level data assignment to dual memory banks","display_name":"Fast source-level data assignment to dual memory banks","publication_year":2008,"publication_date":"2008-03-13","ids":{"openalex":"https://openalex.org/W2136763488","doi":"https://doi.org/10.1145/1361096.1361105","mag":"2136763488"},"language":"en","primary_location":{"id":"doi:10.1145/1361096.1361105","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1361096.1361105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on Software & compilers for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044853092","display_name":"Alastair Murray","orcid":"https://orcid.org/0000-0001-6465-5960"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alastair Murray","raw_affiliation_strings":["University of Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070407969","display_name":"Bj\u00f6rn Franke","orcid":"https://orcid.org/0000-0002-1219-8523"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn Franke","raw_affiliation_strings":["University of Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.036,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.81438392,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8460642099380493},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7056503295898438},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6921827793121338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5695840120315552},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5266090631484985},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5196122527122498},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4542236626148224},{"id":"https://openalex.org/keywords/source-code","display_name":"Source code","score":0.4285040497779846},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4249809980392456},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4186897277832031},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.41640424728393555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33318257331848145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3327445387840271},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20843857526779175},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16535523533821106},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14163583517074585},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08946824073791504}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8460642099380493},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7056503295898438},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6921827793121338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5695840120315552},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5266090631484985},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5196122527122498},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4542236626148224},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.4285040497779846},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4249809980392456},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4186897277832031},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.41640424728393555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33318257331848145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3327445387840271},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20843857526779175},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16535523533821106},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14163583517074585},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08946824073791504},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1361096.1361105","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1361096.1361105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on Software & compilers for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.218.2219","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.218.2219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://homepages.inf.ed.ac.uk/s0233454/docs/murray_SCOPES08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1485830228","https://openalex.org/W1524811490","https://openalex.org/W1554345771","https://openalex.org/W1567458905","https://openalex.org/W1851406565","https://openalex.org/W1855699364","https://openalex.org/W1978176266","https://openalex.org/W1997474908","https://openalex.org/W2038198320","https://openalex.org/W2105560756","https://openalex.org/W2113054984","https://openalex.org/W2119802281","https://openalex.org/W6633911070","https://openalex.org/W6959925604"],"related_works":["https://openalex.org/W2556282987","https://openalex.org/W1533508804","https://openalex.org/W1970370079","https://openalex.org/W2050923821","https://openalex.org/W2098637578","https://openalex.org/W2333680585","https://openalex.org/W1999746819","https://openalex.org/W2125561225","https://openalex.org/W1938177223","https://openalex.org/W2274805876"],"abstract_inverted_index":{"Due":[0],"to":[1,35,50,70,75,84,168],"their":[2,71],"streaming":[3],"nature":[4],"memory":[5,29,54,101],"bandwidth":[6,19],"is":[7,41,67,133],"critical":[8],"for":[9,17,119],"most":[10],"digital":[11,21],"signal":[12,22],"processing":[13],"applications.":[14],"To":[15],"accommodate":[16],"these":[18],"requirements":[20],"processors":[23],"are":[24],"typically":[25],"equipped":[26],"with":[27,77],"dual":[28,100],"banks":[30],"that":[31,132],"enable":[32],"simultaneous":[33],"access":[34],"two":[36],"operands":[37],"if":[38],"the":[39,139],"data":[40,51,80],"partitioned":[42],"appropriately.":[43],"Fully":[44],"automated":[45],"and":[46,53,73,94,136,163],"compiler":[47],"integrated":[48],"approaches":[49],"partitioning":[52,126],"bank":[55],"assignment,":[56],"however,":[57],"have":[58,153],"found":[59],"little":[60],"acceptance":[61],"by":[62,115],"DSP":[63,162],"software":[64],"developers.":[65],"This":[66],"partly":[68],"due":[69,83],"inflexibility":[72],"inability":[74],"cope":[76],"certain":[78],"manual":[79],"pre-assignments,":[81],"e.g.":[82],"I/O":[85],"constraints.":[86],"In":[87],"this":[88],"paper":[89],"we":[90,122],"present":[91,123],"a":[92,108,124],"different":[93],"more":[95,134],"flexible":[96],"approach,":[97],"namely":[98],"source-level":[99],"assignment":[102],"where":[103],"code":[104,150],"generation":[105],"targets":[106],"DSP-C,":[107],"standardised":[109],"C":[110,117],"language":[111],"extension":[112],"widely":[113],"supported":[114],"industrial":[116],"compilers":[118],"DSPs.":[120],"Additionally,":[121],"novel":[125],"algorithm":[127],"based":[128],"on":[129,157,170],"soft":[130],"colouring":[131],"efficient":[135],"scalable":[137],"than":[138],"currently":[140],"known":[141],"best":[142],"integer":[143],"linear":[144],"programming":[145],"algorithm,":[146],"whilst":[147],"achieving":[148],"competitive":[149],"quality.":[151],"We":[152],"evaluated":[154],"our":[155],"scheme":[156],"an":[158],"Analog":[159],"Devices":[160],"TigerSHARC":[161],"achieved":[164],"speedups":[165],"of":[166],"up":[167],"1.57":[169],"13":[171],"UTDSP":[172],"benchmarks.":[173],"1.":[174]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}