{"id":"https://openalex.org/W2004287193","doi":"https://doi.org/10.1145/1360464.1360474","title":"Not multi-, but many-core","display_name":"Not multi-, but many-core","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2004287193","doi":"https://doi.org/10.1145/1360464.1360474","mag":"2004287193"},"language":"en","primary_location":{"id":"doi:10.1145/1360464.1360474","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1360464.1360474","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088358935","display_name":"Mihaela Mali\u0163a","orcid":null},"institutions":[{"id":"https://openalex.org/I31649931","display_name":"Saint Anselm College","ror":"https://ror.org/04eybkn52","country_code":"US","type":"education","lineage":["https://openalex.org/I31649931"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mihaela Mali\u0163a","raw_affiliation_strings":["St. Anselm College, Manchester, NH"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"St. Anselm College, Manchester, NH","institution_ids":["https://openalex.org/I31649931"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037519558","display_name":"\u0218tefan Gheorghe","orcid":"https://orcid.org/0000-0001-9301-6762"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gheorghe \u015etefan","raw_affiliation_strings":["BrightScale Inc., Sunnyvale, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BrightScale Inc., Sunnyvale, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015831052","display_name":"Dominique Thi\u00e9baut","orcid":null},"institutions":[{"id":"https://openalex.org/I202524275","display_name":"Smith College","ror":"https://ror.org/0497crr92","country_code":"US","type":"education","lineage":["https://openalex.org/I202524275"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dominique Thi\u00e9baut","raw_affiliation_strings":["Smith College, Northampton, MA","Smith College, Northampton, MA,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Smith College, Northampton, MA","institution_ids":["https://openalex.org/I202524275"]},{"raw_affiliation_string":"Smith College, Northampton, MA,","institution_ids":["https://openalex.org/I202524275"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2585,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.8020438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"35","issue":"5","first_page":"32","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8239567279815674},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6051907539367676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5701630711555481},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5345978140830994},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.515531063079834},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5043507814407349},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44309157133102417},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43325212597846985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11194220185279846}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8239567279815674},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6051907539367676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5701630711555481},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5345978140830994},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.515531063079834},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5043507814407349},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44309157133102417},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43325212597846985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11194220185279846},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1360464.1360474","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1360464.1360474","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W8171883","https://openalex.org/W73121609","https://openalex.org/W168951100","https://openalex.org/W2023778211","https://openalex.org/W2042031662","https://openalex.org/W2059557972","https://openalex.org/W2094969361","https://openalex.org/W2121082877","https://openalex.org/W2327957545","https://openalex.org/W2551087352","https://openalex.org/W6656514167"],"related_works":["https://openalex.org/W2025467172","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W3023876411"],"abstract_inverted_index":{"Recent":[0],"embedded":[1,119],"systems":[2],"have":[3],"switched":[4],"to":[5],"fully":[6,91],"programmable":[7,92],"parallel":[8,40],"architectures.":[9],"To":[10],"make":[11],"sure":[12],"all":[13,69],"corner":[14],"cases":[15],"usually":[16],"present":[17,86],"in":[18,26,50,55],"real":[19],"applications":[20],"are":[21],"supported":[22],"and":[23,60,78,108],"efficiently":[24],"implemented":[25],"this":[27],"switch":[28],"of":[29,73],"implementation,":[30],"new":[31],"solutions":[32],"must":[33],"be":[34],"found.":[35],"We":[36],"introduce":[37],"the":[38,87],"integral":[39],"architecture":[41],"(IPA)":[42],"as":[43],"a":[44,56,90],"solution":[45],"supporting":[46],"intensive":[47],"data":[48],"computation":[49],"System-on-a-chip":[51],"(Soc)":[52],"implementations,":[53],"fitting":[54],"small":[57],"area":[58],",":[59,77,112],"requiring":[61],"low":[62],"power":[63],".":[64,80],"An":[65],"IPA":[66,116],"supports":[67],"naturally":[68],"three":[70],"possible":[71],"styles":[72],"parallelism:":[74],"data,":[75],"time":[76],"speculative":[79],"As":[81],"an":[82,114],"illustrative":[83],"example,":[84],"we":[85],"BA1024":[88],"chip,":[89],"SoC":[93],"designed":[94],"by":[95],"BrightScale,":[96],"Inc.":[97],"for":[98,118],"HDTV":[99],"codecs.":[100],"Its":[101],"main":[102],"performance":[103],"figures":[104],"include":[105],"60":[106],"GOPS/Watt":[107],"2":[109,111],"GOPS/mm":[110],"representing":[113],"efficient":[115],"approach":[117],"computation.":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}