{"id":"https://openalex.org/W2085681011","doi":"https://doi.org/10.1145/1360464.1360472","title":"Leakage energy reduction in cache memory by data compression","display_name":"Leakage energy reduction in cache memory by data compression","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2085681011","doi":"https://doi.org/10.1145/1360464.1360472","mag":"2085681011"},"language":"en","primary_location":{"id":"doi:10.1145/1360464.1360472","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1360464.1360472","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010030610","display_name":"Kiyofumi Tanaka","orcid":"https://orcid.org/0000-0003-0148-9250"},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kiyofumi Tanaka","raw_affiliation_strings":["Japan Advanced Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Advanced Institute of Science and Technology","institution_ids":["https://openalex.org/I177738480"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102288152","display_name":"Takahiro Kawahara","orcid":null},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Kawahara","raw_affiliation_strings":["Japan Advanced Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Advanced Institute of Science and Technology","institution_ids":["https://openalex.org/I177738480"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177738480"],"apc_list":null,"apc_paid":null,"fwci":0.9439,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76759124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"35","issue":"5","first_page":"17","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.788809061050415},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7696549296379089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7555112242698669},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6845155358314514},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6677951812744141},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6531279683113098},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.588076651096344},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5336167812347412},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5196089148521423},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5169017314910889},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5107048153877258},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.48334309458732605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3726806640625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08267351984977722},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06081739068031311}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.788809061050415},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7696549296379089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7555112242698669},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6845155358314514},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6677951812744141},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6531279683113098},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.588076651096344},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5336167812347412},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5196089148521423},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5169017314910889},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5107048153877258},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.48334309458732605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3726806640625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08267351984977722},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06081739068031311}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1360464.1360472","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1360464.1360472","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W179843128","https://openalex.org/W1624489350","https://openalex.org/W1976494130","https://openalex.org/W2001236779","https://openalex.org/W2104932676","https://openalex.org/W2110999128","https://openalex.org/W2114294144","https://openalex.org/W2120459733","https://openalex.org/W2126357937","https://openalex.org/W2130252115","https://openalex.org/W2131054871","https://openalex.org/W2131550330","https://openalex.org/W2132153846","https://openalex.org/W2139433465","https://openalex.org/W2155366133","https://openalex.org/W2161567137","https://openalex.org/W2161991038","https://openalex.org/W4244981065"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2114386333","https://openalex.org/W2535115842","https://openalex.org/W2396934146","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2126408955","https://openalex.org/W2020176098","https://openalex.org/W2270982805"],"abstract_inverted_index":{"Cache":[0],"memory":[1,42,98],"is":[2,74],"effective":[3],"in":[4,39,61,76,88,113,145],"bridging":[5],"a":[6,11,58,108],"growing":[7],"speed":[8],"gap":[9],"between":[10],"processor":[12],"and":[13,66,107,117,150],"relatively":[14],"slow":[15],"external":[16],"main":[17],"memory.":[18,129],"Almost":[19],"all":[20],"of":[21,48,63,121,142],"today's":[22],"commercial":[23],"processors,":[24,54],"not":[25],"only":[26],"high-performance":[27],"microprocessors":[28],"but":[29],"embedded":[30],"ones,":[31],"have":[32],"on-chip":[33],"cache":[34,41,97,105,128,147],"memories.":[35],"However,":[36],"energy":[37,82,86,123,144],"consumption":[38,51,87],"the":[40,49,53,77,85,114,126,131,146],"would":[43],"approach":[44],"or":[45],"exceed":[46],"50%":[47],"total":[50],"by":[52,125],"which":[55],"leads":[56],"to":[57,72],"serious":[59],"problem":[60],"terms":[62],"allowable":[64],"temperature":[65],"performance":[67],"improvement.":[68],"An":[69],"important":[70],"point":[71],"note":[73],"that,":[75],"near":[78],"future,":[79],"static":[80,122],"(leakage)":[81],"will":[83],"dominate":[84],"deep":[89],"sub-micron":[90],"processes.":[91],"In":[92,130],"this":[93],"paper,":[94],"we":[95],"propose":[96],"architecture":[99],"that":[100],"exploits":[101],"gated-Vdd":[102],"control":[103],"per":[104],"block":[106],"dynamic":[109],"data":[110],"compression":[111],"scheme":[112],"secondary":[115,127],"cache,":[116],"achieves":[118],"efficient":[119],"reduction":[120],"consumed":[124],"simulation":[132],"using":[133],"SPEC95":[134],"integer":[135],"benchmarks,":[136],"our":[137],"technique":[138],"reduced":[139],"about":[140,151],"45%":[141],"leakage":[143],"at":[148],"maximum,":[149],"28%":[152],"on":[153],"average.":[154]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}