{"id":"https://openalex.org/W2142838686","doi":"https://doi.org/10.1145/1353629.1353668","title":"Activity and register placement aware gated clock network design","display_name":"Activity and register placement aware gated clock network design","publication_year":2008,"publication_date":"2008-04-13","ids":{"openalex":"https://openalex.org/W2142838686","doi":"https://doi.org/10.1145/1353629.1353668","mag":"2142838686"},"language":"en","primary_location":{"id":"doi:10.1145/1353629.1353668","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353629.1353668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030467159","display_name":"Weixiang Shen","orcid":"https://orcid.org/0000-0002-4666-5126"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Weixiang Shen","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030467159"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.9976,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.87192921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"182","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8675271272659302},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8564600348472595},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7466903924942017},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6997331380844116},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6832370758056641},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6432837843894958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6263571977615356},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47991499304771423},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.47940823435783386},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.47415322065353394},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46451109647750854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42188626527786255},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4213169813156128},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.41788914799690247},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.39196813106536865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.313762366771698},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.3082386553287506},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18131884932518005},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1782006323337555},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12537115812301636},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09809839725494385}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8675271272659302},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8564600348472595},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7466903924942017},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6997331380844116},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6832370758056641},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6432837843894958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6263571977615356},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47991499304771423},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.47940823435783386},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.47415322065353394},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46451109647750854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42188626527786255},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4213169813156128},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.41788914799690247},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.39196813106536865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.313762366771698},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3082386553287506},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18131884932518005},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1782006323337555},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12537115812301636},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09809839725494385},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1353629.1353668","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353629.1353668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1819510856","https://openalex.org/W1970310355","https://openalex.org/W2096050740","https://openalex.org/W2113775750","https://openalex.org/W2128876681","https://openalex.org/W2136047350","https://openalex.org/W2136768070","https://openalex.org/W2143629014","https://openalex.org/W2150499679","https://openalex.org/W2172010755"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Clock":[0],"gating":[1,42],"is":[2,162],"one":[3],"of":[4,23,47,56,74,81,111,183],"the":[5,24,39,45,105,109,117,121,151,154,158,166],"most":[6,22],"effective":[7],"techniques":[8],"to":[9,29,38,103,115,148,165],"reduce":[10,150],"clock":[11,34,41,98,106,139,146,155,160,189,192],"network":[12,99,161],"power":[13,96,152,193,202],"dissipation.":[14],"Although":[15],"it":[16],"has":[17],"already":[18],"been":[19],"studied":[20],"considerably,":[21],"previous":[25,62,181],"works":[26],"are":[27,79],"restricted":[28],"either":[30],"logic":[31],"level":[32],"or":[33],"routing":[35,147],"stage.":[36],"Due":[37],"restriction,":[40],"often":[43],"meets":[44],"trouble":[46],"wirelength":[48,107,190,198],"overhead":[49],"and":[50,108,114,143,153,191,199,206],"frequent":[51],"control":[52,112],"signal":[53,196,200],"switching,":[54],"both":[55],"which":[57,65],"degrade":[58],"its":[59],"effectiveness.":[60],"Furthermore,":[61],"design":[63,92],"flows":[64],"insert":[66],"gate":[67,82,122],"logics":[68,83],"after":[69],"placement":[70,130,187],"introduce":[71],"a":[72,90,128],"lot":[73],"overlaps,":[75],"especially":[76],"when":[77],"there":[78],"lots":[80],"inserted.":[84],"In":[85],"this":[86],"work,":[87],"we":[88,137],"propose":[89],"new":[91],"flow":[93],"for":[94,168],"low":[95],"gated":[97,159],"construction,":[100],"in":[101,188],"order":[102],"minimize":[104],"activity":[110,184],"signals,":[113],"eliminate":[116],"overlaps":[118],"incurred":[119],"by":[120,132],"logics.":[123],"Our":[124],"method":[125,179],"begins":[126],"with":[127,195],"coarse":[129],"followed":[131],"soft":[133],"register":[134,186],"clustering.":[135],"Then,":[136],"perform":[138],"tree":[140],"topology":[141],"construction":[142],"zero":[144],"skew":[145],"further":[149],"skew.":[156],"Last,":[157],"fed":[163],"back":[164],"placer":[167],"incremental":[169],"placement.":[170],"Experimental":[171],"results":[172],"on":[173],"ISCAS89":[174],"benchmarks":[175],"demonstrate":[176],"that":[177],"our":[178],"outperforms":[180],"algorithm":[182],"aware":[185],"reduction":[194],"nets":[197,201],"increase":[203],"within":[204],"5%":[205],"3%,":[207],"respectively":[208]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}