{"id":"https://openalex.org/W2154881556","doi":"https://doi.org/10.1145/1353629.1353656","title":"Optimal post-routing redundant via insertion","display_name":"Optimal post-routing redundant via insertion","publication_year":2008,"publication_date":"2008-04-13","ids":{"openalex":"https://openalex.org/W2154881556","doi":"https://doi.org/10.1145/1353629.1353656","mag":"2154881556"},"language":"en","primary_location":{"id":"doi:10.1145/1353629.1353656","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353629.1353656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039532083","display_name":"Kuang\u2010Yao Lee","orcid":"https://orcid.org/0000-0002-7647-438X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuang-Yao Lee","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061862022","display_name":"Kai-Yuan Chao","orcid":"https://orcid.org/0009-0006-1057-1319"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Yuan Chao","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039532083"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":5.4247,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.95866726,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7353037595748901},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6634896397590637},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6543548107147217},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5986923575401306},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5706542730331421},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5199883580207825},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4944124221801758},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.49424341320991516},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4537901282310486},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.43384888768196106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31878578662872314},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24436160922050476},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13031384348869324}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7353037595748901},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6634896397590637},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6543548107147217},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5986923575401306},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5706542730331421},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5199883580207825},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4944124221801758},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.49424341320991516},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4537901282310486},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.43384888768196106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31878578662872314},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24436160922050476},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13031384348869324},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1353629.1353656","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353629.1353656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.151.6143","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.6143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dynamo.ecn.purdue.edu/~chengkok/papers/2008/p111-lee.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W73629738","https://openalex.org/W1823439865","https://openalex.org/W1967772216","https://openalex.org/W2061083860","https://openalex.org/W2075614116","https://openalex.org/W2096240822","https://openalex.org/W2107575459","https://openalex.org/W2113734214","https://openalex.org/W2115004507","https://openalex.org/W2145287211","https://openalex.org/W2148390345","https://openalex.org/W2148651340","https://openalex.org/W2149121027","https://openalex.org/W2168979836","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2047683846","https://openalex.org/W2044902158","https://openalex.org/W2109912052","https://openalex.org/W1711527768","https://openalex.org/W2011675579"],"abstract_inverted_index":{"Redundant":[0],"via":[1,21,31,38,95],"insertion":[2,22],"is":[3,46,105],"highly":[4],"recommended":[5],"for":[6,76],"improving":[7],"chip":[8],"yield":[9],"and":[10,43,81],"reliability.":[11],"In":[12],"this":[13],"paper,":[14],"we":[15,87],"study":[16],"the":[17,44,78,82,89],"problem":[18,57,79],"of":[19,84],"double-cut":[20],"(DVI)":[23],"in":[24,108],"a":[25,29,63],"post-routing":[26],"stage,":[27],"where":[28],"single":[30],"can":[32,58],"have":[33],"at":[34],"most":[35],"one":[36],"redundant":[37,51],"inserted":[39],"next":[40],"to":[41,47,93,115],"it":[42],"goal":[45],"insert":[48],"as":[49,53,62],"many":[50],"vias":[52],"possible.":[54],"The":[55],"DVI":[56,111],"be":[59],"naturally":[60],"formulated":[61],"zero-one":[64],"integer":[65],"linear":[66],"program":[67],"(0-1":[68],"ILP).":[69],"Our":[70],"main":[71],"contributions":[72],"are":[73],"acceleration":[74],"methods":[75],"reducing":[77],"size":[80],"number":[83],"constraints.":[85,97],"Moreover,":[86],"extend":[88],"0-1":[90,103],"ILP":[91,104],"formulation":[92],"handle":[94],"density":[96],"Experimental":[98],"results":[99],"show":[100],"that":[101],"our":[102],"very":[106],"efficient":[107],"computing":[109],"optimal":[110],"solution,":[112],"with":[113],"up":[114],"35.3":[116],"times":[117],"speedup":[118],"over":[119],"existing":[120],"heuristic":[121],"algorithms.":[122]},"counts_by_year":[{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}