{"id":"https://openalex.org/W1994506782","doi":"https://doi.org/10.1145/1353629.1353635","title":"Multi-scenario buffer insertion in multi-core processor designs","display_name":"Multi-scenario buffer insertion in multi-core processor designs","publication_year":2008,"publication_date":"2008-04-13","ids":{"openalex":"https://openalex.org/W1994506782","doi":"https://doi.org/10.1145/1353629.1353635","mag":"1994506782"},"language":"en","primary_location":{"id":"doi:10.1145/1353629.1353635","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353629.1353635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international symposium on Physical design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049048133","display_name":"Yifang Liu","orcid":"https://orcid.org/0000-0003-3800-5512"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yifang Liu","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078773079","display_name":"Weiping Shi","orcid":"https://orcid.org/0000-0001-9773-9255"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weiping Shi","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.0577647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8052511215209961},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6990325450897217},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5965490341186523},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5943514704704285},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49624234437942505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49054259061813354},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4736325144767761},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3896472454071045},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33593183755874634},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25522494316101074}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8052511215209961},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6990325450897217},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5965490341186523},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5943514704704285},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49624234437942505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49054259061813354},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4736325144767761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3896472454071045},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33593183755874634},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25522494316101074},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1353629.1353635","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353629.1353635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.570.7547","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.570.7547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dropzone.tamu.edu/~jhu/publications/LiuISPD08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1976809982","https://openalex.org/W2104116032","https://openalex.org/W2123316553","https://openalex.org/W2145091135","https://openalex.org/W2160252016"],"related_works":["https://openalex.org/W1970479385","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021"],"abstract_inverted_index":{"Recently,":[0],"microprocessor":[1],"industry":[2],"is":[3,24,63,81,88,168],"headed":[4],"in":[5,11,30,47,157],"the":[6,15,31,42,59,99,128,153,162],"direction":[7],"of":[8,33,165],"multi-core":[9,36],"designs":[10],"order":[12],"to":[13,54,75,82,97,127],"continue":[14],"chip":[16],"performance":[17],"growth.":[18],"We":[19,115],"investigate":[20],"buffer":[21,45,61,123],"insertion,":[22],"which":[23],"a":[25,51,102,109],"critical":[26,90],"timing":[27,150,159],"optimization":[28],"technique,":[29],"context":[32],"an":[34],"industrial":[35],"processor":[37],"design":[38],"methodology.":[39],"Different":[40],"from":[41],"conventional":[43,60],"formulation,":[44],"insertion":[46,62,124],"this":[48],"case":[49],"requires":[50],"single":[52],"solution":[53,86,104],"accommodate":[55],"different":[56,72],"scenarios.":[57,77,100],"If":[58],"performed":[64],"for":[65,105,112,119,140],"each":[66],"scenario":[67,107],"separately,":[68],"there":[69],"may":[70],"be":[71],"solutions":[73],"corresponding":[74],"these":[76,121],"A":[78],"naive":[79,129,154],"approach":[80,155],"select":[83],"one":[84,106,111],"scenario's":[85],"that":[87],"most":[89],"among":[91],"all":[92,98],"scenarios":[93],"and":[94],"apply":[95],"it":[96],"However,":[101],"good":[103],"maybe":[108],"poor":[110],"another":[113],"scenario.":[114],"propose":[116],"algorithmic":[117],"techniques":[118],"solving":[120],"multi-scenario":[122],"problems.":[125],"Compared":[126],"approach,":[130],"our":[131,146,166],"algorithm":[132,147,167],"can":[133],"improve":[134],"slack":[135],"by":[136],"102ps":[137],"on":[138],"average":[139],"maxslack":[141],"solutions.":[142],"For":[143],"min-cost":[144],"solutions,":[145],"causes":[148],"no":[149],"violation":[151],"while":[152],"results":[156],"35%":[158],"violations.":[160],"Moreover,":[161],"computation":[163],"speed":[164],"faster":[169]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}