{"id":"https://openalex.org/W2079255107","doi":"https://doi.org/10.1145/1353610.1353621","title":"Global interconnections in FPGAs","display_name":"Global interconnections in FPGAs","publication_year":2008,"publication_date":"2008-04-05","ids":{"openalex":"https://openalex.org/W2079255107","doi":"https://doi.org/10.1145/1353610.1353621","mag":"2079255107"},"language":"en","primary_location":{"id":"doi:10.1145/1353610.1353621","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Terrence Mak","raw_affiliation_strings":["Imperial College, London, United Kngdm","Imperial College, London, United Kngdm#TAB#"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kngdm","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, United Kngdm#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015051849","display_name":"Crescenzo D\u2019Alessandro","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]},{"id":"https://openalex.org/I78757542","display_name":"University of Newcastle Australia","ror":"https://ror.org/00eae9z71","country_code":"AU","type":"education","lineage":["https://openalex.org/I78757542"]}],"countries":["AU","GB"],"is_corresponding":false,"raw_author_name":"Crescenzo D'Alessandro","raw_affiliation_strings":["Newcastle University, Newcastle, United Kngdm","Newcastle University, Newcastle, United Kngdm#TAB#"],"affiliations":[{"raw_affiliation_string":"Newcastle University, Newcastle, United Kngdm","institution_ids":["https://openalex.org/I78757542","https://openalex.org/I84884186"]},{"raw_affiliation_string":"Newcastle University, Newcastle, United Kngdm#TAB#","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048050040","display_name":"Pete Sedcole","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Pete Sedcole","raw_affiliation_strings":["Imperial College, London, United Kngdm","Imperial College, London, United Kngdm#TAB#"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kngdm","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, United Kngdm#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Imperial College, London, United Kngdm","Imperial College, London, United Kngdm#TAB#"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kngdm","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, United Kngdm#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I78757542","display_name":"University of Newcastle Australia","ror":"https://ror.org/00eae9z71","country_code":"AU","type":"education","lineage":["https://openalex.org/I78757542"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["AU","GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["Newcastle University, Newcastle, United Kngdm","Newcastle University, Newcastle, United Kngdm#TAB#"],"affiliations":[{"raw_affiliation_string":"Newcastle University, Newcastle, United Kngdm","institution_ids":["https://openalex.org/I78757542","https://openalex.org/I84884186"]},{"raw_affiliation_string":"Newcastle University, Newcastle, United Kngdm#TAB#","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College, London, United Kngdm","Imperial College, London, United Kngdm#TAB#"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kngdm","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College, London, United Kngdm#TAB#","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5103281227"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":2.034,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86831362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8796018362045288},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.8421330451965332},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7853690385818481},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.7406802177429199},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7161141037940979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6942880749702454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4793858528137207},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.473550945520401},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4649113118648529},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4130803346633911},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38887229561805725},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1453292965888977},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10129666328430176},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06757044792175293}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8796018362045288},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.8421330451965332},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7853690385818481},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.7406802177429199},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7161141037940979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6942880749702454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4793858528137207},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.473550945520401},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4649113118648529},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4130803346633911},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38887229561805725},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1453292965888977},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10129666328430176},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06757044792175293},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1353610.1353621","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1556480701","https://openalex.org/W1993575047","https://openalex.org/W2101395624","https://openalex.org/W2105281355","https://openalex.org/W2108368155","https://openalex.org/W2115045032","https://openalex.org/W2115373936","https://openalex.org/W2129286064","https://openalex.org/W2138840350","https://openalex.org/W2157024459","https://openalex.org/W2158316328","https://openalex.org/W2164920557","https://openalex.org/W2171825402","https://openalex.org/W2598508735","https://openalex.org/W3103339143","https://openalex.org/W3152435103","https://openalex.org/W6633284831","https://openalex.org/W6675089721"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2313216219","https://openalex.org/W2351812187","https://openalex.org/W2765822612"],"abstract_inverted_index":{"This":[0],"paper":[1,94],"presents":[2],"a":[3,97,100],"new":[4],"model":[5,64],"forglobal":[6],"routings":[7],"in":[8,13,53,87],"FPGAs.":[9],"The":[10],"irregular":[11],"interconnections":[12,44],"FPGAs":[14],"can":[15,28,69],"be":[16,29,70],"generalized":[17],"as":[18,83],"multiple":[19],"buffered":[20],"interconnect":[21,106],"stages,":[22],"of":[23,37,42,77],"which":[24],"the":[25,34,43,56,63,78,105],"electrical":[26],"waveform":[27],"adequately":[30],"approximated.":[31],"Based":[32],"on":[33],"model,":[35],"expressions":[36],"delay":[38],"and":[39,48,58],"fundamental":[40],"throughput":[41,68],"have":[45],"been":[46,85],"derived":[47],"validated.":[49],"They":[50],"are":[51],"shown":[52],"line":[54],"with":[55],"SPICE":[57],"FPGA":[59,89],"experimental":[60],"results.":[61],"Moreover,":[62],"shows":[65],"that":[66],"interconnection":[67],"significantly":[71],"increased":[72],"using":[73],"wave-pipelined":[74],"signaling":[75],"instead":[76],"conventional":[79],"delay-based":[80],"synchronous":[81],"approach,":[82],"has":[84],"demonstrated":[86],"our":[88],"experiments.":[90],"We":[91],"conclude":[92],"this":[93],"by":[95],"having":[96],"discussion":[98],"about":[99],"strategy":[101],"to":[102],"further":[103],"enhance":[104],"throughput.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}