{"id":"https://openalex.org/W2008627872","doi":"https://doi.org/10.1145/1353610.1353616","title":"Revisiting fidelity","display_name":"Revisiting fidelity","publication_year":2008,"publication_date":"2008-04-05","ids":{"openalex":"https://openalex.org/W2008627872","doi":"https://doi.org/10.1145/1353610.1353616","mag":"2008627872"},"language":"en","primary_location":{"id":"doi:10.1145/1353610.1353616","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027186882","display_name":"Tuhina Samanta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tuhina Samanta","raw_affiliation_strings":["Bengal Engineering & Science University, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bengal Engineering & Science University, Kolkata, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057335067","display_name":"Prasun Ghosal","orcid":"https://orcid.org/0000-0003-4226-9043"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prasun Ghosal","raw_affiliation_strings":["Bengal Engineering & Science University, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bengal Engineering & Science University, Kolkata, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["Bengal Engineering & Science University, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bengal Engineering & Science University, Kolkata, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110256937","display_name":"Parthasarathi Dasgupta","orcid":null},"institutions":[{"id":"https://openalex.org/I71495548","display_name":"Indian Institute of Management Calcutta","ror":"https://ror.org/02zhewk16","country_code":"IN","type":"education","lineage":["https://openalex.org/I71495548"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Parthasarathi Dasgupta","raw_affiliation_strings":["Indian Institute of Management Calcutta, Kolkata, India","Indian Institute of Management, Calcutta, Kolkata, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Management Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I71495548"]},{"raw_affiliation_string":"Indian Institute of Management, Calcutta, Kolkata, India#TAB#","institution_ids":["https://openalex.org/I71495548"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6784,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71814948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.922084629535675},{"id":"https://openalex.org/keywords/fidelity","display_name":"Fidelity","score":0.7334166169166565},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7311365604400635},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7130475640296936},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5076686143875122},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.5011742115020752},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.47739261388778687},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4672026038169861},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3893277049064636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34538382291793823},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.2743329405784607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2055177092552185},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15710514783859253}],"concepts":[{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.922084629535675},{"id":"https://openalex.org/C2776459999","wikidata":"https://www.wikidata.org/wiki/Q2119376","display_name":"Fidelity","level":2,"score":0.7334166169166565},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7311365604400635},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7130475640296936},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5076686143875122},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.5011742115020752},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.47739261388778687},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4672026038169861},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3893277049064636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34538382291793823},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.2743329405784607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2055177092552185},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15710514783859253},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1353610.1353616","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1498759960","https://openalex.org/W1509551042","https://openalex.org/W1545451418","https://openalex.org/W1589892726","https://openalex.org/W2002544351","https://openalex.org/W2011039300","https://openalex.org/W2012572463","https://openalex.org/W2024993977","https://openalex.org/W2055907700","https://openalex.org/W2064086982","https://openalex.org/W2076265641","https://openalex.org/W2080749203","https://openalex.org/W2080879057","https://openalex.org/W2096341842","https://openalex.org/W2097569130","https://openalex.org/W2100973890","https://openalex.org/W2108210698","https://openalex.org/W2124379907","https://openalex.org/W2142013193","https://openalex.org/W2144872301","https://openalex.org/W2154363431","https://openalex.org/W2167966310","https://openalex.org/W2323834113","https://openalex.org/W2550348129","https://openalex.org/W3015639411","https://openalex.org/W4245623567","https://openalex.org/W4246593158","https://openalex.org/W6678568454","https://openalex.org/W7043574003","https://openalex.org/W7056190225"],"related_works":["https://openalex.org/W2134733504","https://openalex.org/W2081032080","https://openalex.org/W1979569488","https://openalex.org/W2393885871","https://openalex.org/W1514127200","https://openalex.org/W2141030947","https://openalex.org/W2183524462","https://openalex.org/W2009899902","https://openalex.org/W2477468569","https://openalex.org/W2098378791"],"abstract_inverted_index":{"The":[0],"dominance":[1],"of":[2,12,22,35,41,49,59,82,97,138,140,145],"interconnect":[3],"delay":[4,85,116,142],"in":[5,15,37],"VLSI":[6],"circuit":[7],"design":[8,28,38],"is":[9,32],"well-known.":[10],"Construction":[11],"routing":[13,62],"trees":[14,63],"recent":[16],"times":[17],"has":[18],"to":[19,93],"take":[20],"care":[21],"the":[23,57,65,71,80,83,111,136],"timing":[24],"issues":[25],"for":[26,78,87,106,118],"faster":[27],"convergence.":[29],"Thus":[30],"there":[31],"immense":[33],"scope":[34],"research":[36],"and":[39,69,108,120,131],"performance":[40],"interconnects.":[42],"Our":[43,123],"current":[44],"work":[45],"encompasses":[46],"two":[47],"aspects":[48],"this":[50,76],"research.":[51],"On":[52],"one":[53],"hand,":[54,73],"we":[55,74,100],"consider":[56],"construction":[58],"cost-effective":[60],"global":[61],"with":[64],"recently":[66],"introduced":[67],"Y-interconnects,":[68],"on":[70,115,125],"other":[72],"utilize":[75],"framework":[77],"verifying":[79],"supremacy":[81,137],"Elmore":[84,141],"estimate":[86],"its":[88],"high":[89],"fidelity.":[90],"In":[91],"order":[92],"ensure":[94],"accurate":[95],"computation":[96],"fidelity,":[98,107],"(i)":[99],"propose":[101],"new":[102],"statistically":[103],"proven":[104],"formulae":[105],"(ii)":[109],"compute":[110],"fidelity":[112,139],"values":[113],"based":[114],"estimates":[117],"optimal":[119],"near-optimal":[121],"trees.":[122],"experiments":[124],"several":[126],"randomly":[127],"generated":[128],"problem":[129],"instances":[130],"benchmarks":[132],"confirm":[133],"once":[134],"again":[135],"over":[143],"that":[144],"linear":[146],"delay.":[147]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}