{"id":"https://openalex.org/W2026205961","doi":"https://doi.org/10.1145/1353610.1353615","title":"Timing optimization in logic with interconnect","display_name":"Timing optimization in logic with interconnect","publication_year":2008,"publication_date":"2008-04-05","ids":{"openalex":"https://openalex.org/W2026205961","doi":"https://doi.org/10.1145/1353610.1353615","mag":"2026205961"},"language":"en","primary_location":{"id":"doi:10.1145/1353610.1353615","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034159041","display_name":"Arkadiy Morgenshtein","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Arkadiy Morgenshtein","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Avinoam Kolodny","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034159041"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71581915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.6640796661376953},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.618587851524353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5745283365249634},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5722078680992126},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5466575622558594},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5425520539283752},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5214011669158936},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4934646189212799},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4890785813331604},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4863944351673126},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.46478983759880066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28412848711013794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25957316160202026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1486111581325531},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1420121192932129},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11338064074516296}],"concepts":[{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.6640796661376953},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.618587851524353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5745283365249634},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5722078680992126},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5466575622558594},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5425520539283752},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5214011669158936},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4934646189212799},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4890785813331604},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4863944351673126},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46478983759880066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28412848711013794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25957316160202026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1486111581325531},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1420121192932129},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11338064074516296},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1353610.1353615","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.143.5930","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.143.5930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/SLIP_08.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.624.6317","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.624.6317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webee.technion.ac.il/people/arkadiy/papers/Timing Optimization in Logic with Interconnect.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1817545098","https://openalex.org/W1887349636","https://openalex.org/W1984588379","https://openalex.org/W1996623312","https://openalex.org/W2004809424","https://openalex.org/W2010008605","https://openalex.org/W2088115909","https://openalex.org/W2109288479","https://openalex.org/W2122219454","https://openalex.org/W2125778215","https://openalex.org/W2131066779","https://openalex.org/W2134576852","https://openalex.org/W2136397546","https://openalex.org/W2137433842","https://openalex.org/W2151817873","https://openalex.org/W2154930846","https://openalex.org/W2156557894","https://openalex.org/W2157298832","https://openalex.org/W2159856958","https://openalex.org/W4248888917"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2121963733","https://openalex.org/W2066280488","https://openalex.org/W2356714888","https://openalex.org/W2125567818","https://openalex.org/W1827076955","https://openalex.org/W1965949818","https://openalex.org/W2136656113"],"abstract_inverted_index":{"Timing":[0],"optimization":[1],"in":[2,12,47,78,104],"logic":[3,30,36,134],"paths":[4],"with":[5,37],"wires":[6,32],"has":[7],"become":[8],"an":[9],"important":[10],"issue":[11],"the":[13,25,51,57,62,79,96],"VLSI":[14],"circuit":[15],"design":[16,155],"process.":[17],"Existing":[18],"techniques":[19,45,147],"for":[20,123,150],"minimizing":[21],"delay":[22,106],"treat":[23],"only":[24],"relatively":[26],"rare":[27],"cases":[28],"of":[29,54,61,76,81,91,133,145,154],"without":[31],"(logical":[33],"effort)":[34],"or":[35],"a":[38,131,151],"long":[39],"resistive":[40],"wire":[41,125],"(repeater":[42],"insertion).":[43],"The":[44,64,88,114,143],"described":[46],"this":[48],"paper":[49],"address":[50],"fundamental":[52],"questions":[53],"optimal":[55,74,89,124],"sizing,":[56],"number":[58,90],"and":[59,72,127],"location":[60],"gates.":[63],"Unified":[65],"Logical":[66],"Effort":[67],"(ULE)":[68],"method":[69,120],"supports":[70],"fast":[71],"precise":[73],"sizing":[75],"gates":[77,135],"presence":[80],"interconnect":[82,137],"based":[83],"on":[84],"intuitive":[85],"closed-form":[86],"expressions.":[87],"repeaters":[92],"is":[93,121],"determined":[94],"by":[95],"Gate-terminated":[97],"Sized":[98],"Repeater":[99],"Insertion":[100],"(GSRI)":[101],"technique,":[102],"resulting":[103],"lower":[105],"as":[107,117],"compared":[108],"to":[109],"standard":[110],"repeater":[111],"insertion":[112],"methodologies.":[113],"Logic":[115],"Gates":[116],"Repeaters":[118],"(LGR)":[119],"used":[122],"segmenting":[126],"gate":[128],"location,":[129],"suggesting":[130],"distribution":[132],"over":[136],"rather":[138],"than":[139],"using":[140],"logically-redundant":[141],"repeaters.":[142],"combination":[144],"these":[146],"provides":[148],"solution":[149],"wide":[152],"variety":[153],"issues.":[156]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}