{"id":"https://openalex.org/W2082872335","doi":"https://doi.org/10.1145/1353610.1353613","title":"Efficient tiling patterns for reconfigurable gate arrays","display_name":"Efficient tiling patterns for reconfigurable gate arrays","publication_year":2008,"publication_date":"2008-04-05","ids":{"openalex":"https://openalex.org/W2082872335","doi":"https://doi.org/10.1145/1353610.1353613","mag":"2082872335"},"language":"en","primary_location":{"id":"doi:10.1145/1353610.1353613","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["ENST, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENST, Paris, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008439372","display_name":"Sylvain Guilley","orcid":"https://orcid.org/0000-0002-5044-3534"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sylvain Guilley","raw_affiliation_strings":["ENST, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENST, Paris, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110930231","display_name":"Philippe Hoogvorst","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Hoogvorst","raw_affiliation_strings":["ENST, Paris, France","Laboratoire Traitement et Communication de l'Information"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENST, Paris, France","institution_ids":[]},{"raw_affiliation_string":"Laboratoire Traitement et Communication de l'Information","institution_ids":["https://openalex.org/I4210165912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054213189","display_name":"Jean\u2010Luc Danger","orcid":"https://orcid.org/0000-0001-5063-7964"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jean-Luc Danger","raw_affiliation_strings":["ENST, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENST, Paris, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3359,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64339482,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11946","display_name":"Antenna Design and Optimization","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hexagonal-tiling","display_name":"Hexagonal tiling","score":0.7394181489944458},{"id":"https://openalex.org/keywords/square-tiling","display_name":"Square tiling","score":0.6348133087158203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5864074230194092},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5047353506088257},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4836903214454651},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.466231107711792},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.39833375811576843},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3924503028392792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37156254053115845},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3662487864494324},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28685471415519714},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.17975613474845886},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.16969981789588928},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.16666704416275024},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.1317744255065918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08811384439468384}],"concepts":[{"id":"https://openalex.org/C35908053","wikidata":"https://www.wikidata.org/wiki/Q3063631","display_name":"Hexagonal tiling","level":3,"score":0.7394181489944458},{"id":"https://openalex.org/C178650486","wikidata":"https://www.wikidata.org/wiki/Q1128619","display_name":"Square tiling","level":3,"score":0.6348133087158203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5864074230194092},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5047353506088257},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4836903214454651},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.466231107711792},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.39833375811576843},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3924503028392792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37156254053115845},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3662487864494324},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28685471415519714},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.17975613474845886},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.16969981789588928},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.16666704416275024},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.1317744255065918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08811384439468384}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1353610.1353613","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1353610.1353613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04510620v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04510620","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"SLIP08: International Workshop on System Level Interconnect Prediction","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1566410171","https://openalex.org/W1970296212","https://openalex.org/W2015540924","https://openalex.org/W2097569130","https://openalex.org/W2104033302","https://openalex.org/W2131280546","https://openalex.org/W2142252848","https://openalex.org/W2144321909","https://openalex.org/W2165406695","https://openalex.org/W4245623567","https://openalex.org/W6682288754"],"related_works":["https://openalex.org/W3161130085","https://openalex.org/W3146360095","https://openalex.org/W4320480963","https://openalex.org/W2907672778","https://openalex.org/W1594480161","https://openalex.org/W1774734525","https://openalex.org/W2605413243","https://openalex.org/W4384920044","https://openalex.org/W1986012436","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0],"this":[1,65],"paper":[2],"we":[3,50,67,92],"present":[4,75],"a":[5,17,29,54,69,76],"few":[6,70],"potentially":[7],"efficient":[8],"tiling":[9,21,59,72,102],"patterns":[10,60,73,103],"for":[11,79],"gate-array":[12],"realizations.":[13],"We":[14,32,84],"start":[15],"with":[16,94,104],"brief":[18],"recapitulation":[19],"of":[20,26,43,99,101],"patterns,":[22],"and":[23,46,49,74,81,91],"fundamental":[24],"limits":[25],"placement/routing":[27],"in":[28],"two-dimensional":[30],"plane.":[31],"state":[33],"the":[34,87,97,105],"first":[35],"principles":[36],"(i.e.":[37],"Rent's":[38],"Rule,":[39],"Donath's":[40],"result,":[41],"equivalence":[42],"wire":[44,47],"flux":[45],"length)":[48],"proceed":[51],"to":[52,56],"define":[53],"method":[55,66],"mathematically":[57],"evaluate":[58],"basedon":[61],"these":[62],"principles.":[63],"With":[64],"analyze":[68],"regular":[71],"layout":[77],"scheme":[78],"hexagonal":[80],"octagonal":[82],"FPGAs.":[83],"briefly":[85],"discuss":[86],"hierarchical":[88],"gate":[89],"array":[90],"conclude":[93],"emphasis":[95],"on":[96],"necessity":[98],"evolution":[100],"technology.":[106]},"counts_by_year":[],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}