{"id":"https://openalex.org/W2109426995","doi":"https://doi.org/10.1145/1346281.1346318","title":"Merge","display_name":"Merge","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2109426995","doi":"https://doi.org/10.1145/1346281.1346318","mag":"2109426995"},"language":"en","primary_location":{"id":"doi:10.1145/1346281.1346318","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1346281.1346318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027174942","display_name":"Michael D. Linderman","orcid":"https://orcid.org/0000-0002-9643-7148"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael D. Linderman","raw_affiliation_strings":["Stanford University, Stanford, CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005994838","display_name":"Jamison D. Collins","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jamison D. Collins","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035053697","display_name":"Hong Wang","orcid":"https://orcid.org/0000-0002-6938-9507"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102114110","display_name":"Teresa H. Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Teresa H. Meng","raw_affiliation_strings":["Stanford University, Stanford, CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027174942"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":29.6226,"has_fulltext":false,"cited_by_count":280,"citation_normalized_percentile":{"value":0.99750397,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"296"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8688328266143799},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.6808844208717346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6042773723602295},{"id":"https://openalex.org/keywords/merge-algorithm","display_name":"Merge algorithm","score":0.5692138671875},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5497995018959045},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.547674834728241},{"id":"https://openalex.org/keywords/runtime-system","display_name":"Runtime system","score":0.5146571397781372},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.47241154313087463},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46165570616722107},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4321972727775574},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.42019572854042053},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4186432957649231},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.41450926661491394},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3590888977050781},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3325921297073364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8688328266143799},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.6808844208717346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6042773723602295},{"id":"https://openalex.org/C140086265","wikidata":"https://www.wikidata.org/wiki/Q11341754","display_name":"Merge algorithm","level":4,"score":0.5692138671875},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5497995018959045},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.547674834728241},{"id":"https://openalex.org/C2780870223","wikidata":"https://www.wikidata.org/wiki/Q1004415","display_name":"Runtime system","level":2,"score":0.5146571397781372},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.47241154313087463},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46165570616722107},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4321972727775574},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.42019572854042053},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4186432957649231},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.41450926661491394},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3590888977050781},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3325921297073364},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.0},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1346281.1346318","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1346281.1346318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W57462620","https://openalex.org/W64904984","https://openalex.org/W1515278398","https://openalex.org/W1566764900","https://openalex.org/W1568192366","https://openalex.org/W1575732703","https://openalex.org/W1586902756","https://openalex.org/W1598283091","https://openalex.org/W1978220811","https://openalex.org/W2032309817","https://openalex.org/W2035731741","https://openalex.org/W2063160743","https://openalex.org/W2085118703","https://openalex.org/W2086485856","https://openalex.org/W2100304243","https://openalex.org/W2104644701","https://openalex.org/W2112569315","https://openalex.org/W2116460500","https://openalex.org/W2121758805","https://openalex.org/W2135144788","https://openalex.org/W2148824675","https://openalex.org/W2163229756","https://openalex.org/W2169706611","https://openalex.org/W2173213060","https://openalex.org/W2295622790","https://openalex.org/W4231697141","https://openalex.org/W4236062646","https://openalex.org/W4241388180","https://openalex.org/W4241667468","https://openalex.org/W4285719527","https://openalex.org/W6633932839","https://openalex.org/W6711755670"],"related_works":["https://openalex.org/W2003336045","https://openalex.org/W1857902503","https://openalex.org/W2188798380","https://openalex.org/W2936534257","https://openalex.org/W3199219623","https://openalex.org/W2100952904","https://openalex.org/W4224226906","https://openalex.org/W2620569691","https://openalex.org/W1982324446","https://openalex.org/W2291949578"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"the":[5,87,94,115,126,141,189,194,207,214,219],"Merge":[6,18,52,116,144,190],"framework,":[7],"a":[8,32,56,71,81,100,107,132,150,172,184,225],"general":[9],"purpose":[10],"programming":[11,27],"model":[12],"for":[13,61,67,99,112,122,128,131],"heterogeneous":[14,29,42,113,136,151],"multi-core":[15],"systems.":[16],"The":[17,51,143],"framework":[19,53,117,145,191],"replaces":[20],"current":[21],"ad":[22],"hoc":[23],"approaches":[24],"to":[25,44,140,218],"parallel":[26,74],"on":[28,77,149,224],"platforms":[30],"with":[31,178,196],"rigorous,":[33],"library-based":[34],"methodology":[35],"that":[36],"can":[37,118],"automatically":[38],"distribute":[39],"computation":[40],"across":[41],"cores":[43],"achieve":[45],"increased":[46],"energy":[47],"and":[48,63,79,83,103,161,167,171,192,209],"performance":[49,130],"efficiency.":[50],"provides":[54],"(1)":[55],"predicate":[57],"dispatch-based":[58],"library":[59,195],"system":[60,177,216],"managing":[62],"invoking":[64],"function":[65,97,120],"variants":[66,121],"multiple":[68],"architectures;":[69],"(2)":[70],"high-level,":[72],"library-oriented":[73],"language":[75,89],"based":[76],"map-reduce;":[78],"(3)":[80],"compiler":[82],"runtime":[84],"which":[85],"implement":[86],"map-reduce":[88],"pattern":[90],"by":[91],"dynamically":[92],"selecting":[93],"best":[95],"available":[96],"implementations":[98],"given":[101],"input":[102],"machine":[104],"configuration.":[105],"Using":[106],"generic":[108],"sequencer":[109],"architecture":[110],"interface":[111],"accelerators,":[114,124],"integrate":[119],"specialized":[123],"offering":[125],"potential":[127],"to-the-metal":[129],"wide":[133],"range":[134],"of":[135,154,186,202],"architectures,":[137],"all":[138],"transparent":[139],"user.":[142],"has":[146],"been":[147],"prototyped":[148],"platform":[152],"consisting":[153],"an":[155,162],"Intel":[156,165,179],"Core":[157],"2":[158],"Duo":[159],"CPU":[160],"8-core":[163],"32-thread":[164],"Graphics":[166],"Media":[168],"Accelerator":[169],"X3000,":[170],"homogeneous":[173],"32-way":[174,215],"Unisys":[175],"SMP":[176],"Xeon":[180],"processors.":[181],"We":[182],"implemented":[183],"set":[185],"benchmarks":[187],"using":[188,206,213],"enhanced":[193],"X3000":[197,208],"specific":[198],"implementations,":[199],"achieving":[200],"speedups":[201],"3.6x":[203],"--":[204,211],"8.5x":[205],"5.2x":[210],"22x":[212],"relative":[217],"straight":[220],"C":[221],"reference":[222],"implementation":[223],"single":[226],"IA32":[227],"core.":[228]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":22},{"year":2015,"cited_by_count":21},{"year":2014,"cited_by_count":37},{"year":2013,"cited_by_count":41},{"year":2012,"cited_by_count":45}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2016-06-24T00:00:00"}