{"id":"https://openalex.org/W2036212148","doi":"https://doi.org/10.1145/1344671.1344722","title":"Communication bottleneck in hardware-software partitioning","display_name":"Communication bottleneck in hardware-software partitioning","publication_year":2008,"publication_date":"2008-02-24","ids":{"openalex":"https://openalex.org/W2036212148","doi":"https://doi.org/10.1145/1344671.1344722","mag":"2036212148"},"language":"en","primary_location":{"id":"doi:10.1145/1344671.1344722","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055502490","display_name":"Maryam Moazeni","orcid":"https://orcid.org/0000-0001-6581-2139"},"institutions":[{"id":"https://openalex.org/I2799798094","display_name":"UCLA Health","ror":"https://ror.org/01d88se56","country_code":"US","type":"funder","lineage":["https://openalex.org/I2799798094"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Maryam Moazeni","raw_affiliation_strings":["UCLA, Los Angeles, CA","UCLA, Los, Angeles, CA"],"affiliations":[{"raw_affiliation_string":"UCLA, Los Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]},{"raw_affiliation_string":"UCLA, Los, Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038123812","display_name":"Alireza Vahdatpour","orcid":null},"institutions":[{"id":"https://openalex.org/I2799798094","display_name":"UCLA Health","ror":"https://ror.org/01d88se56","country_code":"US","type":"funder","lineage":["https://openalex.org/I2799798094"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alireza Vahdatpour","raw_affiliation_strings":["UCLA, Los Angeles, CA","UCLA, Los, Angeles, CA"],"affiliations":[{"raw_affiliation_string":"UCLA, Los Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]},{"raw_affiliation_string":"UCLA, Los, Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111994199","display_name":"Karthik Gururaj","orcid":null},"institutions":[{"id":"https://openalex.org/I2799798094","display_name":"UCLA Health","ror":"https://ror.org/01d88se56","country_code":"US","type":"funder","lineage":["https://openalex.org/I2799798094"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthik Gururaj","raw_affiliation_strings":["UCLA, Los Angeles, CA","UCLA, Los, Angeles, CA"],"affiliations":[{"raw_affiliation_string":"UCLA, Los Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]},{"raw_affiliation_string":"UCLA, Los, Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078132977","display_name":"Majid Sarrafzadeh","orcid":"https://orcid.org/0000-0001-8407-8689"},"institutions":[{"id":"https://openalex.org/I2799798094","display_name":"UCLA Health","ror":"https://ror.org/01d88se56","country_code":"US","type":"funder","lineage":["https://openalex.org/I2799798094"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Majid Sarrafzadeh","raw_affiliation_strings":["UCLA, Los Angeles, CA","UCLA, Los, Angeles, CA"],"affiliations":[{"raw_affiliation_string":"UCLA, Los Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]},{"raw_affiliation_string":"UCLA, Los, Angeles, CA","institution_ids":["https://openalex.org/I2799798094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055502490"],"corresponding_institution_ids":["https://openalex.org/I2799798094"],"apc_list":null,"apc_paid":null,"fwci":0.23751262,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6889252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8583532571792603},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.814105212688446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.782764196395874},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6665423512458801},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6109837889671326},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6052516102790833},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5642626285552979},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5304590463638306},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5069832801818848},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4394574463367462},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43313083052635193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36351141333580017},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33214178681373596},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20382896065711975}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8583532571792603},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.814105212688446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.782764196395874},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6665423512458801},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6109837889671326},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6052516102790833},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5642626285552979},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5304590463638306},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5069832801818848},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4394574463367462},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43313083052635193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36351141333580017},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33214178681373596},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20382896065711975},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1344671.1344722","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2891987081","https://openalex.org/W1966837078","https://openalex.org/W2075931580","https://openalex.org/W2158082586","https://openalex.org/W2359192593","https://openalex.org/W2120461351","https://openalex.org/W4240991951","https://openalex.org/W2159978976","https://openalex.org/W2117183482","https://openalex.org/W4214905828"],"abstract_inverted_index":{"The":[0,59],"problem":[1],"of":[2,26,39,42,61,135],"hardware-software":[3],"codesign":[4],"for":[5,33,105],"embedded":[6],"systems":[7,32],"using":[8,83,161],"configurable":[9,111],"architectures":[10],"has":[11],"been":[12],"studied":[13,23,50],"extensively":[14],"in":[15,56,78,95,126],"the":[16,24,37,51,57,65,68,71,75,79,102,110,114,119,136,145,153,158,162],"past":[17],"decade.":[18],"In":[19],"this":[20,129],"work":[21],"we":[22,148],"feasibility":[25],"utilizing":[27],"Commercial":[28],"Off-The-Shelf":[29],"(COTS)":[30],"FPGA":[31],"codesign.":[34],"We":[35,122],"partitioned":[36],"implementation":[38],"a":[40,150],"set":[41],"benchmark":[43],"applications":[44],"on":[45,86,172],"hardware":[46,96],"and":[47,49,53,70,113],"software":[48],"performance":[52],"resource":[54],"consumption":[55],"system.":[58],"result":[60],"experiments":[62],"demonstrated":[63,90],"that":[64,91,125,157],"communication":[66,103,138],"between":[67,109,140,167],"processor":[69,115],"reconfigurable":[72],"architecture":[73,112],"is":[74,89,131,166],"major":[76],"hurdle":[77],"codesign,":[80],"especially":[81,123],"when":[82],"COTS":[84,127],"System":[85],"Chips.":[87],"It":[88],"although":[92],"implementing":[93],"algorithms":[94],"can":[97,116],"lead":[98],"to":[99,169],"enormous":[100],"speedup,":[101],"overhead":[104],"transferring":[106],"data":[107,174],"variables":[108],"destroy":[117],"all":[118],"achieved":[120,159],"speedup.":[121],"showed":[124],"FPGAs":[128],"bottleneck":[130],"more":[132],"restricting":[133],"because":[134],"weak":[137],"structure":[139],"different":[141],"IPs.":[142],"Furthermore,":[143],"analyzing":[144],"experimental":[146],"results,":[147],"propose":[149],"partitioning":[151,164],"mechanism;":[152],"evaluation":[154],"results":[155],"show":[156],"speedup":[160],"proposed":[163],"mechanism":[165],"2":[168],"300":[170],"based":[171],"application's":[173],"dependency":[175]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}