{"id":"https://openalex.org/W2141256464","doi":"https://doi.org/10.1145/1344671.1344710","title":"FPGA interconnect design using logical effort","display_name":"FPGA interconnect design using logical effort","publication_year":2008,"publication_date":"2008-02-24","ids":{"openalex":"https://openalex.org/W2141256464","doi":"https://doi.org/10.1145/1344671.1344710","mag":"2141256464"},"language":"en","primary_location":{"id":"doi:10.1145/1344671.1344710","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100892776","display_name":"Haile Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Haile Yu","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102723253","display_name":"Yuk Hei Chan","orcid":"https://orcid.org/0009-0002-4403-2971"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yuk Hei Chan","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Philip H.W. Leong","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3567,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82784036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"257"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7443774938583374},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7284775376319885},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6837983727455139},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.66845703125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.668241024017334},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6110230088233948},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6017871499061584},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5011050701141357},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.46703216433525085},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4669904112815857},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2913172245025635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1837526261806488},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08959010243415833}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7443774938583374},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7284775376319885},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6837983727455139},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.66845703125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.668241024017334},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6110230088233948},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6017871499061584},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5011050701141357},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.46703216433525085},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4669904112815857},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2913172245025635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1837526261806488},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08959010243415833},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1344671.1344710","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1484000312","https://openalex.org/W2088115909","https://openalex.org/W2118396866","https://openalex.org/W2138840350","https://openalex.org/W2142024736"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1691923927","https://openalex.org/W2020200124","https://openalex.org/W2380365775","https://openalex.org/W2109891029","https://openalex.org/W2182628752","https://openalex.org/W4211170193","https://openalex.org/W4238419543","https://openalex.org/W2373416410","https://openalex.org/W2101823170"],"abstract_inverted_index":{"Logical":[0],"effort":[1],"(LE)":[2],"is":[3],"a":[4,12,15],"linear":[5],"technique":[6],"for":[7,27,64],"modeling":[8],"the":[9,21,35,38,43],"delay":[10,25,68],"of":[11,67],"circuit":[13],"in":[14],"technology":[16],"independent":[17],"manner.":[18],"It":[19],"offers":[20],"potential":[22],"to":[23,52,69,79],"simplify":[24],"models":[26],"FPGAs":[28],"and":[29,49,72],"gain":[30],"more":[31],"insight":[32],"into":[33],"how":[34],"parameters":[36],"affect":[37],"result.":[39],"In":[40],"this":[41],"paper,":[42],"LE":[44],"model":[45],"will":[46],"be":[47],"introduced":[48],"an":[50],"application":[51],"FPGA":[53],"interconnect":[54],"driver":[55,70],"sizing":[56],"described.":[57],"Simple":[58],"closed":[59],"form":[60],"equations":[61],"are":[62,77],"given":[63],"delay,":[65],"sensitivity":[66],"size":[71],"optimal":[73],"delay.":[74],"The":[75],"results":[76],"shown":[78],"closely":[80],"agree":[81],"with":[82],"Spice":[83],"simulation":[84]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}