{"id":"https://openalex.org/W2129196111","doi":"https://doi.org/10.1145/1344671.1344700","title":"The amorphous FPGA architecture","display_name":"The amorphous FPGA architecture","publication_year":2008,"publication_date":"2008-02-24","ids":{"openalex":"https://openalex.org/W2129196111","doi":"https://doi.org/10.1145/1344671.1344700","mag":"2129196111"},"language":"en","primary_location":{"id":"doi:10.1145/1344671.1344700","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060908808","display_name":"Mingjie Lin","orcid":"https://orcid.org/0000-0002-3225-4406"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["Stanford University, Stanford"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5060908808"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.9489,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71688992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"191","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7229623198509216},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7104262709617615},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.661894679069519},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6473071575164795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6378634572029114},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.507843554019928},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4844960868358612},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46376606822013855},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4549098610877991},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4414916932582855},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4356592893600464},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.428592324256897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40438753366470337},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40028613805770874},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39606523513793945},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21924462914466858},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17670947313308716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16981568932533264},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.1426611840724945},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1422698199748993},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.09561163187026978}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7229623198509216},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7104262709617615},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.661894679069519},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6473071575164795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6378634572029114},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.507843554019928},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4844960868358612},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46376606822013855},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4549098610877991},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4414916932582855},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4356592893600464},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.428592324256897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40438753366470337},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40028613805770874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39606523513793945},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21924462914466858},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17670947313308716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16981568932533264},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.1426611840724945},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1422698199748993},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.09561163187026978},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1344671.1344700","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.471.9873","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.471.9873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-isl.stanford.edu/groups/elgamal/people/mlin/papers/amorphous_Lin.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W985346796","https://openalex.org/W1480183640","https://openalex.org/W1523051745","https://openalex.org/W1966573088","https://openalex.org/W2007049691","https://openalex.org/W2045617353","https://openalex.org/W2045726766","https://openalex.org/W2071895938","https://openalex.org/W2088859456","https://openalex.org/W2106175923","https://openalex.org/W2106448546","https://openalex.org/W2111036339","https://openalex.org/W2113645429","https://openalex.org/W2114168079","https://openalex.org/W2116094656","https://openalex.org/W2116349445","https://openalex.org/W2133712953","https://openalex.org/W2138438526","https://openalex.org/W2139637699","https://openalex.org/W2140055763","https://openalex.org/W2147004330","https://openalex.org/W2150098004","https://openalex.org/W2154896597","https://openalex.org/W2154941994","https://openalex.org/W2156954556","https://openalex.org/W2157890680","https://openalex.org/W2160474882","https://openalex.org/W2165099691","https://openalex.org/W2178255440","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2103890046","https://openalex.org/W2503825388","https://openalex.org/W2542137666","https://openalex.org/W1533469848","https://openalex.org/W2120985183","https://openalex.org/W2071491930","https://openalex.org/W2900863455","https://openalex.org/W2071774495","https://openalex.org/W4239403158","https://openalex.org/W2105062779"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,50,61,88,110,114],"Amorphous":[4],"FPGA,":[5],"an":[6,85,121],"innovative":[7],"architecture":[8,90],"attempting":[9],"to":[10,44,57],"optimally":[11],"allocate":[12],"logic":[13,30,98],"and":[14,25,35,73,106],"routing":[15,77],"resource":[16],"on":[17,83],"per-mapping":[18],"basis.":[19],"Designed":[20],"for":[21,113],"high":[22],"performance,":[23],"routability,":[24],"ease-of-use,":[26],"it":[27],"supports":[28],"variable-granularity":[29],"blocks,":[31],"dedicated":[32],"wide":[33],"multiplexers,":[34],"variable-length":[36],"bypassing":[37],"interconnects":[38],"with":[39,87],"a":[40,69,74,93],"symmetrical":[41],"structure.":[42],"Due":[43],"its":[45],"many":[46],"unconventional":[47],"architectural":[48],"features,":[49],"amorphous":[51,89],"FPGA":[52,86],"requires":[53],"several":[54],"major":[55],"modifications":[56],"be":[58],"made":[59],"in":[60,97,102,109],"standard":[62],"VPR":[63],"placement/routing":[64],"CAD":[65],"flow,":[66],"which":[67],"include":[68],"new":[70],"placement":[71],"algorithm":[72],"modified":[75],"delay-based":[76],"procedure.":[78],"It":[79],"is":[80],"shown":[81],"that,":[82],"average,":[84],"can":[91],"achieve":[92],"1.35":[94],"times":[95],"improvement":[96,101,108],"density,":[99],"9%":[100],"average":[103],"net":[104],"delay,":[105],"4%":[107],"critical-path":[111],"delay":[112],"largest":[115],"20":[116],"MCNC":[117],"benchmark":[118],"circuits":[119],"over":[120],"island-style":[122],"baseline":[123]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}