{"id":"https://openalex.org/W2149310843","doi":"https://doi.org/10.1145/1344671.1344699","title":"Architectural improvements for field programmable counter arrays","display_name":"Architectural improvements for field programmable counter arrays","publication_year":2008,"publication_date":"2008-02-24","ids":{"openalex":"https://openalex.org/W2149310843","doi":"https://doi.org/10.1145/1344671.1344699","mag":"2149310843"},"language":"en","primary_location":{"id":"doi:10.1145/1344671.1344699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/121406","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013635152","display_name":"Alessandro Cevrero","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Cevrero","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103214059","display_name":"Panagiotis Athanasopoulos","orcid":"https://orcid.org/0000-0002-1160-1624"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Panagiotis Athanasopoulos","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034231760","display_name":"Hadi Parandeh-Afshar","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hadi Parandeh-Afshar","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083669395","display_name":"Ajay Verma","orcid":"https://orcid.org/0000-0001-8006-8475"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ajay K. Verma","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011244614","display_name":"Philip Brisk","orcid":"https://orcid.org/0000-0003-0083-9781"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Philip Brisk","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Frank K. Gurkaynak","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":null,"first_page":"181","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8096930980682373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7739070653915405},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5524885654449463},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5103053450584412},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5074412226676941},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4909859001636505},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4763788878917694},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.46133291721343994},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.4563823342323303},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44693881273269653},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4187663197517395},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4120345115661621},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40243157744407654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38642197847366333},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2550252079963684},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15832436084747314}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8096930980682373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7739070653915405},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5524885654449463},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5103053450584412},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5074412226676941},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4909859001636505},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4763788878917694},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.46133291721343994},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.4563823342323303},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44693881273269653},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4187663197517395},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4120345115661621},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40243157744407654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38642197847366333},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2550252079963684},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15832436084747314},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1344671.1344699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:121406","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/121406","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:121406","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/121406","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1498258518","https://openalex.org/W1523051745","https://openalex.org/W1535148441","https://openalex.org/W1912498744","https://openalex.org/W1973127083","https://openalex.org/W1977850862","https://openalex.org/W1983849809","https://openalex.org/W1998449406","https://openalex.org/W2012606349","https://openalex.org/W2022341273","https://openalex.org/W2091205352","https://openalex.org/W2101395624","https://openalex.org/W2110452354","https://openalex.org/W2112637319","https://openalex.org/W2113724275","https://openalex.org/W2117493063","https://openalex.org/W2128027813","https://openalex.org/W2146434984","https://openalex.org/W2147234859","https://openalex.org/W2160263582","https://openalex.org/W2162546785","https://openalex.org/W2168225933"],"related_works":["https://openalex.org/W878150521","https://openalex.org/W2008941207","https://openalex.org/W2373662841","https://openalex.org/W1970478390","https://openalex.org/W1533638723","https://openalex.org/W294916044","https://openalex.org/W2014546971","https://openalex.org/W4248631090","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"The":[0],"Field":[1],"Programmable":[2],"Counter":[3],"Array":[4],"(FPCA)":[5],"was":[6],"introduced":[7],"to":[8,77],"improve":[9],"FPGA":[10,96],"performance":[11],"for":[12],"arithmetic":[13,114],"circuits.":[14],"An":[15],"FPCA":[16,79],"is":[17,35,64],"a":[18,33,72,111],"reconfigurable":[19],"IP":[20],"core":[21],"that":[22,80],"can":[23],"be":[24],"integrated":[25],"into":[26,44],"an":[27,95],"FPGA.":[28,68],"To":[29],"exploit":[30],"the":[31,56,58,62,67,78,91],"FPCA,":[32],"circuit":[34,63],"transformed":[36],"by":[37],"merging":[38],"disparate":[39],"addition":[40,47],"and":[41,86,89,103,108],"multiplication":[42],"operations":[43],"large":[45],"multi-input":[46],"operations,":[48],"which":[49],"are":[50],"synthesized":[51,65],"as":[52],"compressor":[53],"trees":[54],"on":[55,66,110],"FPCA;":[57],"remaining":[59],"portion":[60],"of":[61,74,106,113],"This":[69],"paper":[70],"presents":[71],"series":[73],"architectural":[75],"improvements":[76],"reduce":[81],"routing":[82],"delay,":[83],"increase":[84],"flexibility":[85],"component":[87],"utilization,":[88],"simplify":[90],"integration":[92],"process.":[93],"Using":[94],"containing":[97],"six":[98],"FPCAs,":[99],"we":[100],"observed":[101],"average":[102],"maximum":[104],"speedups":[105],"1.60x":[107],"2.40x":[109],"set":[112],"benchmarks":[115]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}