{"id":"https://openalex.org/W2112610639","doi":"https://doi.org/10.1145/1344671.1344689","title":"C is for circuits","display_name":"C is for circuits","publication_year":2008,"publication_date":"2008-02-24","ids":{"openalex":"https://openalex.org/W2112610639","doi":"https://doi.org/10.1145/1344671.1344689","mag":"2112610639"},"language":"en","primary_location":{"id":"doi:10.1145/1344671.1344689","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057012740","display_name":"Scott Sirowy","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Scott Sirowy","raw_affiliation_strings":["University of California: Riverside, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California: Riverside, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California: Riverside, Riverside, CA"],"affiliations":[{"raw_affiliation_string":"University of California: Riverside, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057012740"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":2.7729,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91064194,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8607364892959595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7941999435424805},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7374385595321655},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.728546142578125},{"id":"https://openalex.org/keywords/ingenuity","display_name":"Ingenuity","score":0.7122857570648193},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5763179659843445},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.573062539100647},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5217679142951965},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4778180420398712},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.4726896584033966},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44098100066185},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4219669699668884},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4200804829597473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40089941024780273},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36817628145217896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34702587127685547},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23273184895515442},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10999003052711487},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09054833650588989}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8607364892959595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7941999435424805},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7374385595321655},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.728546142578125},{"id":"https://openalex.org/C2778154381","wikidata":"https://www.wikidata.org/wiki/Q105296908","display_name":"Ingenuity","level":2,"score":0.7122857570648193},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5763179659843445},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.573062539100647},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5217679142951965},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4778180420398712},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.4726896584033966},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44098100066185},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4219669699668884},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4200804829597473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40089941024780273},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36817628145217896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34702587127685547},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23273184895515442},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10999003052711487},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09054833650588989},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C133425853","wikidata":"https://www.wikidata.org/wiki/Q60571","display_name":"Neoclassical economics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1344671.1344689","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W1514336338","https://openalex.org/W1520737201","https://openalex.org/W1583432580","https://openalex.org/W1665429980","https://openalex.org/W1707172707","https://openalex.org/W1891233321","https://openalex.org/W1898219145","https://openalex.org/W1931987324","https://openalex.org/W1939837620","https://openalex.org/W1941538240","https://openalex.org/W1977001153","https://openalex.org/W1991945564","https://openalex.org/W2013286553","https://openalex.org/W2034248530","https://openalex.org/W2068822255","https://openalex.org/W2082357899","https://openalex.org/W2089641827","https://openalex.org/W2096281698","https://openalex.org/W2103229305","https://openalex.org/W2103581911","https://openalex.org/W2104079979","https://openalex.org/W2104748507","https://openalex.org/W2106315227","https://openalex.org/W2106948546","https://openalex.org/W2107833404","https://openalex.org/W2108784402","https://openalex.org/W2110963641","https://openalex.org/W2112173236","https://openalex.org/W2117195227","https://openalex.org/W2118599039","https://openalex.org/W2126104446","https://openalex.org/W2126436988","https://openalex.org/W2127466725","https://openalex.org/W2132729873","https://openalex.org/W2133645803","https://openalex.org/W2133899798","https://openalex.org/W2136627756","https://openalex.org/W2137228810","https://openalex.org/W2138351610","https://openalex.org/W2140634112","https://openalex.org/W2141063164","https://openalex.org/W2141116325","https://openalex.org/W2143185107","https://openalex.org/W2144238363","https://openalex.org/W2146263738","https://openalex.org/W2146717187","https://openalex.org/W2149375166","https://openalex.org/W2151264479","https://openalex.org/W2157652868","https://openalex.org/W2158432356","https://openalex.org/W2161415359","https://openalex.org/W2163738990","https://openalex.org/W2169955688","https://openalex.org/W2554438294","https://openalex.org/W6640307903","https://openalex.org/W6679930967","https://openalex.org/W6679945167","https://openalex.org/W6683517057"],"related_works":["https://openalex.org/W2372022246","https://openalex.org/W2055757880","https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2129508730"],"abstract_inverted_index":{"Synthesizing":[0],"common":[1,109],"sequential":[2,131],"algorithms,":[3],"captured":[4,129],"in":[5,53,120,122],"a":[6,96,106,145],"language":[7,99],"like":[8,100],"C,":[9],"to":[10,16,24,41,55,64,75,82,87,116,137],"FPGA":[11,180],"circuits":[12,86,118,151],"is":[13],"now":[14],"well-known":[15],"provide":[17,25],"dramatic":[18],"speedups":[19],"for":[20,78,153,178],"numerous":[21],"applications,":[22],"and":[23,28,46,68,91,133],"tremendous":[26,56],"portability":[27],"adaptability":[29],"advantages":[30],"over":[31],"circuit":[32,50],"implementations":[33],"of":[34,108,148,162],"an":[35,175],"application.":[36],"However,":[37],"many":[38],"applications":[39,77,181],"targeted":[40],"FPGAs":[42,79],"are":[43],"still":[44],"designed":[45],"distributed":[47,84],"at":[48,61],"the":[49,114,123,138,149,154],"level,":[51],"due":[52],"part":[54],"human":[57],"ingenuity":[58],"being":[59],"exercised":[60],"that":[62,144,167],"level":[63],"achieve":[65,88],"exceptional":[66],"performance":[67,90],"efficiency.":[69],"A":[70],"question":[71],"then":[72,134],"arises":[73],"as":[74,85,130],"whether":[76],"will":[80],"have":[81],"be":[83,103,128,157,174],"desired":[89],"efficiency,":[92],"or":[93],"if":[94],"instead":[95],"more":[97],"portable":[98],"C":[101,164,169],"might":[102],"used.":[104],"Given":[105],"set":[107],"synthesis":[110],"transformations,":[111],"we":[112],"studied":[113],"extent":[115],"which":[117],"published":[119,139],"FCCM":[121],"past":[124],"6":[125],"years":[126],"could":[127,156],"code":[132],"synthesized":[135],"back":[136],"circuit.":[140],"The":[141],"study":[142,155],"showed":[143],"surprising":[146],"82%":[147],"35":[150],"chosen":[152],"re-derived":[158],"from":[159],"some":[160],"form":[161],"standard":[163,168],"code,":[165,170],"suggesting":[166],"without":[171],"extensions,":[172],"may":[173],"effective":[176],"means":[177],"distributing":[179]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}