{"id":"https://openalex.org/W2118988958","doi":"https://doi.org/10.1145/1344671.1344680","title":"WireMap","display_name":"WireMap","publication_year":2008,"publication_date":"2008-02-24","ids":{"openalex":"https://openalex.org/W2118988958","doi":"https://doi.org/10.1145/1344671.1344680","mag":"2118988958"},"language":"en","primary_location":{"id":"doi:10.1145/1344671.1344680","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017420100","display_name":"Stephen Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen Jang","raw_affiliation_strings":["Xilinx Inc., San Jose, CA","[Xilinx, Inc., San Jose, CA]"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"[Xilinx, Inc., San Jose, CA]","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054152675","display_name":"Billy Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Billy Chan","raw_affiliation_strings":["Xilinx Inc., Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., Hong Kong, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074083231","display_name":"Kevin Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I4210135016","display_name":"Xilinx (Canada)","ror":"https://ror.org/03qn4hk51","country_code":"CA","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210135016"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kevin Chung","raw_affiliation_strings":["Xilinx Inc., Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210135016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["University of California: Berkeley, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"University of California: Berkeley, Berkeley, CA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017420100"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":5.9929,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.96398604,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.690220057964325},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6825001239776611},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6083711385726929},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5817502737045288},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5727396011352539},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5385794043540955},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4945997893810272},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38111791014671326},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28753232955932617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.168056458234787},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11655229330062866},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07921639084815979},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07517591118812561}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.690220057964325},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6825001239776611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6083711385726929},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5817502737045288},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5727396011352539},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5385794043540955},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4945997893810272},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38111791014671326},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28753232955932617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.168056458234787},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11655229330062866},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07921639084815979},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07517591118812561},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1344671.1344680","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344671.1344680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1480183640","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1905608265","https://openalex.org/W1985457698","https://openalex.org/W2007701500","https://openalex.org/W2025617772","https://openalex.org/W2096466247","https://openalex.org/W2100465945","https://openalex.org/W2100955320","https://openalex.org/W2105715355","https://openalex.org/W2129147175","https://openalex.org/W2150787480","https://openalex.org/W2151236218","https://openalex.org/W2154275811","https://openalex.org/W2161531333","https://openalex.org/W2185963466","https://openalex.org/W2912725523","https://openalex.org/W2914373509","https://openalex.org/W4240866746","https://openalex.org/W6630623413","https://openalex.org/W6683950422"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2084169748","https://openalex.org/W2127529229","https://openalex.org/W2355515259","https://openalex.org/W2124289628","https://openalex.org/W1822998120","https://openalex.org/W2165625444","https://openalex.org/W1762720839","https://openalex.org/W2524480813"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,76,84,121],"new":[4],"technology":[5,58],"mapper,":[6],"WireMap.":[7],"The":[8,23,42,114],"mapper":[9],"uses":[10],"an":[11,68,94,99],"edge":[12,44],"flow":[13],"heuristic":[14,24],"to":[15,32,67,158],"improve":[16],"the":[17,28,34,63,72,108,127,147],"routability":[18],"of":[19,37,46,56,97,102,104,116,129],"mapped":[21],"design.":[22],"is":[25,48],"applied":[26],"during":[27],"iterative":[29],"mapping":[30],"optimization":[31],"reduce":[33],"total":[35,73,109],"number":[36,101],"pin-to-pin":[38],"connections":[39],"(or":[40],"edges).":[41],"average":[43,100],"reduction":[45,70,78,86],"9.3%":[47],"achieved":[49],"while":[50,126],"maintaining":[51],"depth":[52],"and":[53,61,83,112,118,132,144],"LUT":[54,110,150],"count":[55,111],"state-of-the-art":[57],"mapping.":[59],"Placing":[60],"routing":[62],"resulting":[64],"netlists":[65],"leads":[66,157],"8.5%":[69],"in":[71,79,87,120,153],"wire":[74],"length,":[75],"6.0%":[77],"minimum":[80],"channel":[81],"width,":[82],"2.3%":[85],"critical":[88],"path":[89],"delay.":[90],"Applying":[91],"WireMap":[92,156],"has":[93],"additional":[95],"advantage":[96],"reducing":[98],"inputs":[103],"LUTs":[105,138,162],"without":[106],"increasing":[107],"depth.":[113],"percentages":[115,128],"5-":[117],"6-LUTs":[119],"typical":[122],"design":[123],"are":[124,134],"reduced,":[125],"2-,":[130],"3-,":[131],"4-LUTs":[133],"increased.":[135],"These":[136],"smaller":[137],"can":[139],"be":[140],"merged":[141],"into":[142],"pairs":[143],"implemented":[145],"using":[146],"dual":[148],"output":[149],"structure":[151],"found":[152],"commercial":[154],"FPGAs.":[155],"9.4%":[159],"fewer":[160],"dual-output":[161],"after":[163],"merging":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}