{"id":"https://openalex.org/W1995350263","doi":"https://doi.org/10.1145/1344418.1344428","title":"Heterogeneously tagged caches for low-power embedded systems with virtual memory support","display_name":"Heterogeneously tagged caches for low-power embedded systems with virtual memory support","publication_year":2008,"publication_date":"2008-04-02","ids":{"openalex":"https://openalex.org/W1995350263","doi":"https://doi.org/10.1145/1344418.1344428","mag":"1995350263"},"language":"en","primary_location":{"id":"doi:10.1145/1344418.1344428","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344418.1344428","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102081079","display_name":"Xiangrong Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiangrong Zhou","raw_affiliation_strings":["University of Maryland, College Park, MD"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055465444","display_name":"\u041f. \u041f. \u041f\u0435\u0442\u0440\u043e\u0432","orcid":"https://orcid.org/0000-0001-5551-4963"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Petrov","raw_affiliation_strings":["University of Maryland, College Park, MD"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7266,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85646294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"13","issue":"2","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.932947039604187},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7640719413757324},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.48116859793663025},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.47038379311561584},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.46783721446990967},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4636358618736267},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.4628986418247223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43632742762565613},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4362012445926666},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.43338561058044434},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.41225099563598633},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.393511563539505},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37068843841552734},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3623121380805969},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.36072850227355957},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15829935669898987}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.932947039604187},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7640719413757324},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.48116859793663025},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.47038379311561584},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.46783721446990967},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4636358618736267},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.4628986418247223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43632742762565613},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4362012445926666},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.43338561058044434},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.41225099563598633},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.393511563539505},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37068843841552734},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3623121380805969},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36072850227355957},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15829935669898987},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1344418.1344428","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1344418.1344428","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1974232202","https://openalex.org/W1994115836","https://openalex.org/W2010620141","https://openalex.org/W2013377579","https://openalex.org/W2067184490","https://openalex.org/W2104225326","https://openalex.org/W2116730320","https://openalex.org/W2117285153","https://openalex.org/W2119502203","https://openalex.org/W2121396408","https://openalex.org/W2121992957","https://openalex.org/W2126233252","https://openalex.org/W2129664225","https://openalex.org/W2130179783","https://openalex.org/W2132386627","https://openalex.org/W2133078486","https://openalex.org/W2146382148","https://openalex.org/W2147077996","https://openalex.org/W2153691881","https://openalex.org/W2155579514","https://openalex.org/W2156003674","https://openalex.org/W2164068437","https://openalex.org/W2168013747","https://openalex.org/W2293221651","https://openalex.org/W4251382119"],"related_works":["https://openalex.org/W1616582327","https://openalex.org/W2074326206","https://openalex.org/W1929987588","https://openalex.org/W1523961531","https://openalex.org/W15724499","https://openalex.org/W2363750085","https://openalex.org/W2065463209","https://openalex.org/W1555268760","https://openalex.org/W1995350263","https://openalex.org/W4238141842"],"abstract_inverted_index":{"An":[0],"energy-efficient":[1],"data":[2],"cache":[3,59,70,96],"organization":[4],"for":[5,50,65],"embedded":[6],"processors":[7],"with":[8],"virtual":[9,33],"memory":[10,16],"is":[11,18,29,76,88,97],"proposed.":[12],"Application":[13],"knowledge":[14],"regarding":[15],"references":[17,51],"used":[19,49],"to":[20,52,57],"eliminate":[21],"most":[22,66],"tag":[23],"translations.":[24],"A":[25],"novel":[26],"tagging":[27],"scheme":[28],"introduced,":[30],"where":[31,84],"both":[32],"and":[34,40,94],"physical":[35],"tags":[36,39],"coexist.":[37],"Physical":[38],"special":[41],"handling":[42],"of":[43],"superset":[44],"index":[45],"bits":[46],"are":[47],"only":[48],"shared":[53],"regions":[54],"in":[55,90],"order":[56],"avoid":[58],"inconsistency.":[60],"By":[61],"eliminating":[62],"the":[63,85,95],"need":[64],"address":[67],"translations":[68],"on":[69],"access,":[71],"a":[72,91],"significant":[73],"power":[74],"reduction":[75],"achieved.":[77],"We":[78],"outline":[79],"an":[80],"efficient":[81],"hardware":[82],"architecture,":[83],"application":[86],"information":[87],"captured":[89],"reprogrammable":[92],"way":[93],"minimally":[98],"modified.":[99]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}