{"id":"https://openalex.org/W2089161145","doi":"https://doi.org/10.1145/1330598.1330604","title":"MIMD implementation with <i>PicoBlaze</i> microprocessor using <i>MPI</i> functions","display_name":"MIMD implementation with <i>PicoBlaze</i> microprocessor using <i>MPI</i> functions","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2089161145","doi":"https://doi.org/10.1145/1330598.1330604","mag":"2089161145"},"language":"en","primary_location":{"id":"doi:10.1145/1330598.1330604","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1330598.1330604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international conference on Computer systems and technologies  - CompSysTech '07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067754429","display_name":"Pavel Zaykov","orcid":"https://orcid.org/0000-0003-0465-9112"},"institutions":[{"id":"https://openalex.org/I31151848","display_name":"Technical University of Sofia","ror":"https://ror.org/052prhs50","country_code":"BG","type":"education","lineage":["https://openalex.org/I31151848"]}],"countries":["BG"],"is_corresponding":true,"raw_author_name":"Pavel Zaykov","raw_affiliation_strings":["Technical University of Sofia, Bulgaria","Technical University of Sofia , Bulgaria"],"affiliations":[{"raw_affiliation_string":"Technical University of Sofia, Bulgaria","institution_ids":["https://openalex.org/I31151848"]},{"raw_affiliation_string":"Technical University of Sofia , Bulgaria","institution_ids":["https://openalex.org/I31151848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5067754429"],"corresponding_institution_ids":["https://openalex.org/I31151848"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.14336977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8755733966827393},{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.7900534868240356},{"id":"https://openalex.org/keywords/spmd","display_name":"SPMD","score":0.6263917684555054},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5916541218757629},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.5546132326126099},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5159383416175842},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4991745948791504},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.48315805196762085},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4711517095565796},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.46206340193748474},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4320107400417328},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.42083805799484253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3313671350479126},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2916485369205475},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.16637200117111206},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.1337319016456604},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.09698447585105896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8755733966827393},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.7900534868240356},{"id":"https://openalex.org/C7042729","wikidata":"https://www.wikidata.org/wiki/Q2289219","display_name":"SPMD","level":2,"score":0.6263917684555054},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5916541218757629},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.5546132326126099},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5159383416175842},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4991745948791504},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.48315805196762085},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4711517095565796},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.46206340193748474},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4320107400417328},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.42083805799484253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3313671350479126},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2916485369205475},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.16637200117111206},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.1337319016456604},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.09698447585105896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1330598.1330604","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1330598.1330604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international conference on Computer systems and technologies  - CompSysTech '07","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W53774300","https://openalex.org/W1499134453","https://openalex.org/W1529080180","https://openalex.org/W1532296632","https://openalex.org/W1537714433","https://openalex.org/W2025789985","https://openalex.org/W2165236486","https://openalex.org/W3022841918"],"related_works":["https://openalex.org/W2098134458","https://openalex.org/W2366325093","https://openalex.org/W2498758832","https://openalex.org/W184749201","https://openalex.org/W1483073283","https://openalex.org/W2160402837","https://openalex.org/W1586882033","https://openalex.org/W2995170196","https://openalex.org/W2154020360","https://openalex.org/W98999783"],"abstract_inverted_index":{"The":[0,70,81],"article":[1],"represents":[2],"an":[3],"approach":[4],"of":[5,17,61,86,101,113],"designing":[6],"multiprocessor":[7],"parallel":[8],"architecture":[9],"based":[10],"on":[11],"message":[12],"passing":[13],"paradigm":[14],"in":[15,31,67],"one":[16,72,83],"the":[18,26,62,102],"Xilinx":[19],"Spartan":[20],"3":[21],"family":[22],"chips.":[23],"Compared":[24],"to":[25],"Flynn's":[27],"taxonomy":[28],"it":[29],"falls":[30],"MIMD":[32],"architectures":[33],"with":[34],"SPMD":[35],"program":[36,98],"model.":[37],"Each":[38],"node":[39],"consist":[40],"PicoBlaze":[41],"--":[42,97,106],"8-bits":[43],"RISC":[44],"microcontroller,":[45],"local":[46],"memory":[47],"and":[48,78,88,115],"communication":[49,76],"assistant.":[50],"Nodes":[51],"are":[52],"connected":[53],"using":[54,111],"custom-made":[55],"network":[56],"switch.":[57],"Software":[58],"abstraction":[59,93],"model":[60],"system":[63,103,107],"is":[64,73,104,109],"hierarchically":[65],"designed":[66],"three":[68,96],"layers.":[69],"lowest":[71],"responsible":[74],"for":[75,94],"protocols":[77],"State":[79],"Machines.":[80],"second":[82],"consists":[84],"implementations":[85],"MPI_Send":[87],"MPI_Receive":[89],"functions,":[90],"which":[91],"deliver":[92],"layer":[95],"realization.":[99],"Evaluation":[100],"made":[105],"acceleration":[108],"measured":[110],"scalability":[112],"data":[114],"hardware":[116],"resources.":[117]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}