{"id":"https://openalex.org/W1992519395","doi":"https://doi.org/10.1145/1328554.1328565","title":"Implementation of the Smith-Waterman algorithm on a reconfigurable supercomputing platform","display_name":"Implementation of the Smith-Waterman algorithm on a reconfigurable supercomputing platform","publication_year":2007,"publication_date":"2007-11-11","ids":{"openalex":"https://openalex.org/W1992519395","doi":"https://doi.org/10.1145/1328554.1328565","mag":"1992519395"},"language":"en","primary_location":{"id":"doi:10.1145/1328554.1328565","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1328554.1328565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055477377","display_name":"Peiheng Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Peiheng Zhang","raw_affiliation_strings":["Institute of Computing Tech., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Tech., Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104072170","display_name":"Guangming Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangming Tan","raw_affiliation_strings":["Institute of Computing Tech., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Tech., Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046024163","display_name":"Guang R. Gao","orcid":"https://orcid.org/0000-0002-5265-7528"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guang R. Gao","raw_affiliation_strings":["University of Delaware, Newark, DE"],"affiliations":[{"raw_affiliation_string":"University of Delaware, Newark, DE","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055477377"],"corresponding_institution_ids":["https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":7.7382,"has_fulltext":false,"cited_by_count":114,"citation_normalized_percentile":{"value":0.97030436,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8261936902999878},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7697198390960693},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7519928216934204},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7223218083381653},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.6804581880569458},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6638506650924683},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5144624710083008},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5106151700019836},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.4950629770755768},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4664881229400635},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.46607327461242676},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.46490609645843506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4404255449771881},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4377610683441162},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4303137958049774},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41780656576156616},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41741690039634705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12394320964813232}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8261936902999878},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7697198390960693},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7519928216934204},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7223218083381653},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.6804581880569458},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6638506650924683},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5144624710083008},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5106151700019836},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.4950629770755768},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4664881229400635},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.46607327461242676},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.46490609645843506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4404255449771881},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4377610683441162},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4303137958049774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41780656576156616},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41741690039634705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12394320964813232},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1328554.1328565","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1328554.1328565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.570.4188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.570.4188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.capsl.udel.edu/pub/doc/memos/memo078.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W40961309","https://openalex.org/W1490243132","https://openalex.org/W1509443229","https://openalex.org/W1967575124","https://openalex.org/W1973959475","https://openalex.org/W2017369466","https://openalex.org/W2023226967","https://openalex.org/W2068448872","https://openalex.org/W2087064593","https://openalex.org/W2126992668","https://openalex.org/W2142574874","https://openalex.org/W2150894856","https://openalex.org/W2156264615","https://openalex.org/W2166045208","https://openalex.org/W4205241946","https://openalex.org/W6601682545","https://openalex.org/W6630562399","https://openalex.org/W6682739957"],"related_works":["https://openalex.org/W2762467749","https://openalex.org/W3121982349","https://openalex.org/W1980352715","https://openalex.org/W4256272048","https://openalex.org/W3033982347","https://openalex.org/W2160342394","https://openalex.org/W2185423317","https://openalex.org/W2090940121","https://openalex.org/W2132729873","https://openalex.org/W2413654752"],"abstract_inverted_index":{"An":[0],"innovative":[1],"reconfigurable":[2],"supercomputing":[3],"platform":[4],"--":[5,87],"XD1000":[6],"is":[7],"developed":[8],"by":[9],"XtremeData":[10],"Inc.":[11],"to":[12,72,90],"exploit":[13],"the":[14,21,31,34,44,63,92,114,136,142],"rapid":[15],"progress":[16],"of":[17,23,33,113],"FPGA":[18,64,143],"technology":[19],"and":[20,40,67,147],"high-performance":[22],"Hyper-Transport":[24],"interconnection.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29,51,99,119],"present":[30],"implementations":[32],"Smith-Waterman":[35],"algorithm":[36],"for":[37],"both":[38],"DNA":[39],"protein":[41],"sequences":[42],"on":[43],"platform.":[45],"The":[46],"main":[47],"features":[48,78],"include:":[49],"(1)":[50],"bring":[52],"forward":[53,102],"a":[54,79,88,103,121],"multistage":[55],"PE":[56,94],"(processing":[57],"element)":[58],"design":[59,77],"which":[60,128],"significantly":[61],"reduces":[62],"resource":[65],"usage":[66],"hence":[68],"allows":[69],"more":[70],"parallelism":[71],"be":[73],"exploited;":[74],"(2)":[75],"our":[76],"pipelined":[80],"control":[81],"mechanism":[82],"with":[83,135],"uneven":[84],"stage":[85],"latencies":[86],"key":[89],"minimize":[91],"overall":[93],"pipeline":[95],"cycle":[96],"time;":[97],"(3)":[98],"also":[100],"put":[101],"compressed":[104],"substitution":[105],"matrix":[106],"storage":[107],"structure,":[108],"resulting":[109],"in":[110],"substantial":[111],"decrease":[112],"on-chip":[115],"SRAM":[116],"usage.":[117],"Finally,":[118],"implement":[120],"384-PE":[122],"systolic":[123],"array":[124],"running":[125],"at":[126],"66.7MHz,":[127],"can":[129],"achieve":[130],"25.6GCUPS":[131],"peak":[132],"performance.":[133],"Compared":[134],"2.2GHz":[137],"AMD":[138],"Opteron":[139],"host":[140],"processor,":[141],"coprocessor":[144],"speedups":[145],"185X":[146],"250X":[148],"respectively.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":9}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}