{"id":"https://openalex.org/W2010167524","doi":"https://doi.org/10.1145/1328195.1328197","title":"Virtual machine showdown","display_name":"Virtual machine showdown","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2010167524","doi":"https://doi.org/10.1145/1328195.1328197","mag":"2010167524"},"language":"en","primary_location":{"id":"doi:10.1145/1328195.1328197","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1328195.1328197","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1328195.1328197","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1328195.1328197","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075896797","display_name":"Yunhe Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Yunhe Shi","raw_affiliation_strings":["Trinity College Dublin, Dublin 2, Ireland","Trinity College Dublin,#R##N#Dublin 2, Ireland"],"affiliations":[{"raw_affiliation_string":"Trinity College Dublin, Dublin 2, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity College Dublin,#R##N#Dublin 2, Ireland","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031719253","display_name":"Kevin Casey","orcid":"https://orcid.org/0000-0001-7245-9572"},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Kevin Casey","raw_affiliation_strings":["Trinity College Dublin, Dublin 2, Ireland","Trinity College Dublin,#R##N#Dublin 2, Ireland"],"affiliations":[{"raw_affiliation_string":"Trinity College Dublin, Dublin 2, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity College Dublin,#R##N#Dublin 2, Ireland","institution_ids":["https://openalex.org/I205274468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088009807","display_name":"M. Anton Ertl","orcid":"https://orcid.org/0000-0002-1290-9444"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Anton Ertl","raw_affiliation_strings":["Technische Universit\u00e4t Wien"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Wien","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003800161","display_name":"David Gregg","orcid":"https://orcid.org/0000-0003-3782-4612"},"institutions":[{"id":"https://openalex.org/I205274468","display_name":"Trinity College Dublin","ror":"https://ror.org/02tyrky19","country_code":"IE","type":"education","lineage":["https://openalex.org/I205274468"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"David Gregg","raw_affiliation_strings":["Trinity College Dublin, Dublin 2, Ireland","Trinity College Dublin,#R##N#Dublin 2, Ireland"],"affiliations":[{"raw_affiliation_string":"Trinity College Dublin, Dublin 2, Ireland","institution_ids":["https://openalex.org/I205274468"]},{"raw_affiliation_string":"Trinity College Dublin,#R##N#Dublin 2, Ireland","institution_ids":["https://openalex.org/I205274468"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075896797"],"corresponding_institution_ids":["https://openalex.org/I205274468"],"apc_list":null,"apc_paid":null,"fwci":7.972,"has_fulltext":true,"cited_by_count":107,"citation_normalized_percentile":{"value":0.97662823,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"4","issue":"4","first_page":"1","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8945382833480835},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.7441629767417908},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6546851992607117},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6106035709381104},{"id":"https://openalex.org/keywords/call-stack","display_name":"Call stack","score":0.6094401478767395},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5998690724372864},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5747197270393372},{"id":"https://openalex.org/keywords/bytecode","display_name":"Bytecode","score":0.5706192255020142},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5352310538291931},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.46093952655792236},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.4144171476364136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.320314884185791},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.12990820407867432},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11384615302085876}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8945382833480835},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.7441629767417908},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6546851992607117},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6106035709381104},{"id":"https://openalex.org/C119024030","wikidata":"https://www.wikidata.org/wiki/Q759899","display_name":"Call stack","level":3,"score":0.6094401478767395},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5998690724372864},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5747197270393372},{"id":"https://openalex.org/C2779818221","wikidata":"https://www.wikidata.org/wiki/Q837330","display_name":"Bytecode","level":3,"score":0.5706192255020142},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5352310538291931},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.46093952655792236},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.4144171476364136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.320314884185791},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.12990820407867432},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11384615302085876},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1328195.1328197","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1328195.1328197","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1328195.1328197","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/1328195.1328197","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1328195.1328197","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1328195.1328197","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2010167524.pdf","grobid_xml":"https://content.openalex.org/works/W2010167524.grobid-xml"},"referenced_works_count":43,"referenced_works":["https://openalex.org/W32659762","https://openalex.org/W138695515","https://openalex.org/W188156789","https://openalex.org/W1542872339","https://openalex.org/W1606767391","https://openalex.org/W1912722244","https://openalex.org/W1968265824","https://openalex.org/W1976575875","https://openalex.org/W1981404401","https://openalex.org/W1982205631","https://openalex.org/W1995192680","https://openalex.org/W1999370479","https://openalex.org/W2000832133","https://openalex.org/W2002325351","https://openalex.org/W2003672926","https://openalex.org/W2011153745","https://openalex.org/W2013106667","https://openalex.org/W2021012717","https://openalex.org/W2028124543","https://openalex.org/W2034903560","https://openalex.org/W2044636417","https://openalex.org/W2093223485","https://openalex.org/W2097971372","https://openalex.org/W2105454321","https://openalex.org/W2108978604","https://openalex.org/W2111379929","https://openalex.org/W2114067856","https://openalex.org/W2115428539","https://openalex.org/W2125113073","https://openalex.org/W2133608633","https://openalex.org/W2142550124","https://openalex.org/W2146844804","https://openalex.org/W2162762034","https://openalex.org/W2166895275","https://openalex.org/W2167505354","https://openalex.org/W2171557181","https://openalex.org/W2339802588","https://openalex.org/W3031843753","https://openalex.org/W3162571474","https://openalex.org/W4249340019","https://openalex.org/W4285719527","https://openalex.org/W6642592000","https://openalex.org/W6677084613"],"related_works":["https://openalex.org/W3041671716","https://openalex.org/W1861891114","https://openalex.org/W2463380484","https://openalex.org/W2361339517","https://openalex.org/W3031843753","https://openalex.org/W1511809518","https://openalex.org/W2088762056","https://openalex.org/W2115428539","https://openalex.org/W4238825067","https://openalex.org/W2010167524"],"abstract_inverted_index":{"Virtual":[0],"machines":[1],"(VMs)":[2],"enable":[3],"the":[4,23,89,93,103,116,161,164,177,183,188,197],"distribution":[5],"of":[6,25,80,84,92,102,115,147,156,174,194],"programs":[7],"in":[8,22,55],"an":[9,41,78,171],"architecture-neutral":[10],"format,":[11],"which":[12,121],"can":[13,35],"easily":[14],"be":[15,36],"interpreted":[16],"or":[17,32],"compiled.":[18],"A":[19],"long-running":[20],"question":[21],"design":[24],"VMs":[26],"is":[27,74],"whether":[28],"a":[29,110,145,192],"stack":[30,50,62,105,179],"architecture":[31,34,163],"register":[33,53,64,94,130,152,165,189],"implemented":[37],"more":[38,70,81,184],"efficiently":[39],"with":[40,88],"interpreter.":[42],"We":[43],"extend":[44],"existing":[45],"work":[46],"on":[47,144],"comparing":[48],"virtual":[49,52,118],"and":[51,66,126,136,154],"architectures":[54],"three":[56],"ways.":[57],"First,":[58],"our":[59],"translation":[60],"from":[61],"to":[63],"code":[65],"optimization":[67],"are":[68],"much":[69],"sophisticated.":[71],"The":[72],"result":[73],"that":[75,101],"we":[76,108,140],"eliminate":[77],"average":[79,172],"than":[82,100],"46%":[83],"executed":[85],"VM":[86,131,190],"instructions,":[87],"bytecode":[90],"size":[91],"machine":[95,119,166],"being":[96],"only":[97],"26%":[98],"larger":[99],"corresponding":[104,178],"one.":[106],"Second,":[107],"present":[109,141],"fully":[111],"functional":[112],"virtual-register":[113],"implementation":[114],"Java":[117],"(JVM),":[120],"supports":[122,132],"Intel,":[123],"AMD64,":[124],"PowerPC":[125],"Alpha":[127],"processors.":[128],"This":[129],"inline-threaded,":[133],"direct-threaded,":[134],"token-threaded,":[135],"switch":[137,168],"dispatch.":[138],"Third,":[139],"experimental":[142],"results":[143],"range":[146],"additional":[148],"optimizations":[149],"such":[150],"as":[151],"allocation":[153],"elimination":[155],"redundant":[157],"heap":[158],"loads.":[159],"On":[160],"AMD64":[162],"using":[167,182],"dispatch":[169],"achieves":[170,191],"speedup":[173,193],"1.48":[175],"over":[176,196],"machine.":[180],"Even":[181],"efficient":[185],"inline-threaded":[186],"dispatch,":[187],"1.15":[195],"equivalent":[198],"stack-based":[199],"VM.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":16},{"year":2012,"cited_by_count":14}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}