{"id":"https://openalex.org/W4234582951","doi":"https://doi.org/10.1145/1327312.1327317","title":"Evaluating instruction cache vulnerability to transient errors","display_name":"Evaluating instruction cache vulnerability to transient errors","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W4234582951","doi":"https://doi.org/10.1145/1327312.1327317"},"language":"en","primary_location":{"id":"doi:10.1145/1327312.1327317","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1327312.1327317","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062127643","display_name":"Jun Yan","orcid":"https://orcid.org/0000-0003-1552-8003"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jun Yan","raw_affiliation_strings":["Southern Illinois University, Carbondale, Carbondale, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern Illinois University, Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100441535","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0001-9405-447X"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Southern Illinois University, Carbondale, Carbondale, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern Illinois University, Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.3546,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.70812972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"35","issue":"4","first_page":"21","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8855442404747009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.834295392036438},{"id":"https://openalex.org/keywords/vulnerability","display_name":"Vulnerability (computing)","score":0.5597147345542908},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5270997285842896},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.47611910104751587},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.47153928875923157},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.45515698194503784},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.43435680866241455},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4218001961708069},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38262027502059937},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35267388820648193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34230053424835205},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.16975533962249756}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8855442404747009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.834295392036438},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.5597147345542908},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5270997285842896},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.47611910104751587},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.47153928875923157},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.45515698194503784},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.43435680866241455},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4218001961708069},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38262027502059937},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35267388820648193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34230053424835205},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.16975533962249756},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1327312.1327317","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1327312.1327317","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1819167510","https://openalex.org/W2073320693","https://openalex.org/W2105145734","https://openalex.org/W2110999128","https://openalex.org/W2118033476","https://openalex.org/W2134309495","https://openalex.org/W2143676743","https://openalex.org/W2144512449","https://openalex.org/W2150011671","https://openalex.org/W2151345654","https://openalex.org/W2152356827","https://openalex.org/W2950061491","https://openalex.org/W4232837724","https://openalex.org/W4234365927"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W3085471909","https://openalex.org/W2031173804","https://openalex.org/W2369103246","https://openalex.org/W2133489088","https://openalex.org/W2098406302","https://openalex.org/W2086718556","https://openalex.org/W1965891727","https://openalex.org/W1860107648","https://openalex.org/W57688818"],"abstract_inverted_index":{"Recent":[0],"research":[1,35],"shows":[2],"that":[3,128],"microprocessors":[4,15],"are":[5,60],"increasingly":[6],"susceptible":[7],"to":[8,13,21,74,178,182,186],"transient":[9,27,166],"errors.":[10],"In":[11],"order":[12],"protect":[14,183],"cost-effectively,":[16],"the":[17,24,30,42,86,93,98,104,113,121,141,151,159,189],"first":[18],"step":[19],"is":[20],"accurately":[22],"understand":[23],"impact":[25,114],"of":[26,44,106,115,123,132,162,191],"errors":[28,69,136],"on":[29,40,103,120,129],"system":[31,81,147,196],"reliability.":[32],"While":[33,149],"many":[34],"efforts":[36],"have":[37,54],"been":[38],"focused":[39],"studying":[41],"vulnerability":[43,89,100,108,154],"data":[45],"caches":[46,53,193],"and":[47,97,185,202],"other":[48,146,195],"on-chip":[49],"hardware":[50],"components,":[51],"instruction":[52,87,124,133,152,163,192],"received":[55],"less":[56],"attention.":[57],"However,":[58],"instructions":[59,71],"read":[61],"every":[62],"cycle,":[63],"any":[64],"undetected":[65],"or":[66,80],"uncorrected":[67],"soft":[68,135],"in":[70],"can":[72,137,172],"lead":[73],"erroneous":[75],"computation,":[76],"wrong":[77],"control":[78],"flow":[79],"crash.":[82],"This":[83],"paper":[84],"studies":[85],"cache":[88,99,107,117,134,153,164],"by":[90,140],"considering":[91],"both":[92],"raw":[94],"SRAM":[95],"rate":[96],"factor.":[101],"Based":[102],"concept":[105],"factor,":[109],"we":[110,168],"also":[111],"investigate":[112],"different":[116],"configuration":[118],"parameters":[119],"reliability":[122,160,190],"caches.":[125],"We":[126],"find":[127],"average":[130],"67.5%":[131],"be":[138],"masked":[139],"I-cache":[142],"itself":[143,155],"without":[144],"impacting":[145],"components.":[148],"quantifying":[150],"does":[156],"not":[157],"solve":[158],"problem":[161],"against":[165],"errors,":[167],"believe":[169],"this":[170],"work":[171],"provide":[173],"useful":[174],"insights":[175],"for":[176],"designers":[177],"develop":[179],"cost-effective":[180],"solutions":[181],"I-caches":[184],"optimally":[187],"balance":[188],"with":[194],"goals,":[197],"such":[198],"as":[199],"cost,":[200],"performance":[201],"energy.":[203]},"counts_by_year":[{"year":2021,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}