{"id":"https://openalex.org/W2151244776","doi":"https://doi.org/10.1145/1297666.1297687","title":"Optimizing wirelength and routability by searching alternative packings in floorplanning","display_name":"Optimizing wirelength and routability by searching alternative packings in floorplanning","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2151244776","doi":"https://doi.org/10.1145/1297666.1297687","mag":"2151244776"},"language":"en","primary_location":{"id":"doi:10.1145/1297666.1297687","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1297666.1297687","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025582832","display_name":"Chiu\u2010Wing Sham","orcid":"https://orcid.org/0000-0001-7007-6746"},"institutions":[{"id":"https://openalex.org/I14243506","display_name":"Hong Kong Polytechnic University","ror":"https://ror.org/0030zas98","country_code":"HK","type":"education","lineage":["https://openalex.org/I14243506"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Chiu-Wing Sham","raw_affiliation_strings":["The Hong Kong Polytechnic University, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Hong Kong Polytechnic University, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I14243506"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong, NT, Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, NT, Hong Kong SAR","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103038285","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0003-4824-7179"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Northwestern University, Evanston, IL"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025582832"],"corresponding_institution_ids":["https://openalex.org/I14243506"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66612749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"1","first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9745694398880005},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7525002956390381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7459720373153687},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6816381812095642},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.6035275459289551},{"id":"https://openalex.org/keywords/minimum-bounding-box","display_name":"Minimum bounding box","score":0.5338189601898193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5234779119491577},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.48710179328918457},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42801207304000854},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.29805004596710205},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27213525772094727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1914854347705841},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05580657720565796}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9745694398880005},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7525002956390381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7459720373153687},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6816381812095642},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.6035275459289551},{"id":"https://openalex.org/C147037132","wikidata":"https://www.wikidata.org/wiki/Q6865426","display_name":"Minimum bounding box","level":3,"score":0.5338189601898193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5234779119491577},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.48710179328918457},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42801207304000854},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29805004596710205},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27213525772094727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1914854347705841},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05580657720565796},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1297666.1297687","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1297666.1297687","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:ira.lib.polyu.edu.hk:10397/13869","is_oa":false,"landing_page_url":"http://hdl.handle.net/10397/13869","pdf_url":null,"source":{"id":"https://openalex.org/S4306400205","display_name":"PolyU Institutional Research Archive (Hong Kong Polytechnic University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I14243506","host_organization_name":"Hong Kong Polytechnic University","host_organization_lineage":["https://openalex.org/I14243506"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Journal/Magazine Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W133582026","https://openalex.org/W2038315433","https://openalex.org/W2085502236","https://openalex.org/W2106605274","https://openalex.org/W2107166889","https://openalex.org/W2114772983","https://openalex.org/W2120266641","https://openalex.org/W2138870185","https://openalex.org/W2144249008","https://openalex.org/W2144473140","https://openalex.org/W2152050970","https://openalex.org/W2154462472","https://openalex.org/W2165545669","https://openalex.org/W2171858333","https://openalex.org/W2178873339","https://openalex.org/W2600578627","https://openalex.org/W4232293661","https://openalex.org/W4238843056"],"related_works":["https://openalex.org/W2052733504","https://openalex.org/W2115502122","https://openalex.org/W2036471109","https://openalex.org/W2138401961","https://openalex.org/W2038677178","https://openalex.org/W2038315433","https://openalex.org/W2115092364","https://openalex.org/W2151244776","https://openalex.org/W2011011346","https://openalex.org/W2097220165"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,63,99],"VLSI":[3],"technology":[4],"have":[5],"made":[6],"optimization":[7],"of":[8,14,38,53,56,93],"the":[9,35,61,64,73,90],"interconnect":[10,22,36,81,91],"delay":[11],"and":[12],"routability":[13],"a":[15,30,39,46,49,54,69,79,94],"circuit":[16],"more":[17],"important.":[18],"We":[19,28],"should":[20],"consider":[21],"planning":[23],"as":[24,26],"early":[25],"possible.":[27],"propose":[29],"postfloorplanning":[31],"step":[32],"to":[33,67],"reduce":[34,89],"cost":[37,92],"floorplan":[40,71],"by":[41],"searching":[42],"alternative":[43],"packings.":[44],"If":[45],"packing":[47,95],"contains":[48],"rectangular":[50],"bounding":[51,65],"box":[52,66],"group":[55],"modules,":[57],"we":[58,87],"can":[59,88],"rearrange":[60],"blocks":[62],"obtain":[68],"new":[70],"with":[72,78],"same":[74],"area,":[75],"but":[76],"possibly":[77],"smaller":[80],"cost.":[82],"Experimental":[83],"results":[84],"show":[85],"that":[86],"without":[96],"any":[97],"penalty":[98],"area.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}