{"id":"https://openalex.org/W2112085712","doi":"https://doi.org/10.1145/1289881.1289886","title":"Compiler generation from structural architecture descriptions","display_name":"Compiler generation from structural architecture descriptions","publication_year":2007,"publication_date":"2007-09-30","ids":{"openalex":"https://openalex.org/W2112085712","doi":"https://doi.org/10.1145/1289881.1289886","mag":"2112085712"},"language":"en","primary_location":{"id":"doi:10.1145/1289881.1289886","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289881.1289886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009450149","display_name":"Florian Brandner","orcid":"https://orcid.org/0000-0002-2493-7864"},"institutions":[{"id":"https://openalex.org/I129774422","display_name":"University of Vienna","ror":"https://ror.org/03prydq77","country_code":"AT","type":"education","lineage":["https://openalex.org/I129774422"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Florian Brandner","raw_affiliation_strings":["Technischen Universit\u00e4t Wien"],"affiliations":[{"raw_affiliation_string":"Technischen Universit\u00e4t Wien","institution_ids":["https://openalex.org/I129774422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047801764","display_name":"Dietmar Ebner","orcid":null},"institutions":[{"id":"https://openalex.org/I129774422","display_name":"University of Vienna","ror":"https://ror.org/03prydq77","country_code":"AT","type":"education","lineage":["https://openalex.org/I129774422"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Dietmar Ebner","raw_affiliation_strings":["Technischen Universit\u00e4t Wien"],"affiliations":[{"raw_affiliation_string":"Technischen Universit\u00e4t Wien","institution_ids":["https://openalex.org/I129774422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011211047","display_name":"Andreas Krall","orcid":"https://orcid.org/0009-0002-7668-6259"},"institutions":[{"id":"https://openalex.org/I129774422","display_name":"University of Vienna","ror":"https://ror.org/03prydq77","country_code":"AT","type":"education","lineage":["https://openalex.org/I129774422"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Krall","raw_affiliation_strings":["Technischen Universit\u00e4t Wien"],"affiliations":[{"raw_affiliation_string":"Technischen Universit\u00e4t Wien","institution_ids":["https://openalex.org/I129774422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009450149"],"corresponding_institution_ids":["https://openalex.org/I129774422"],"apc_list":null,"apc_paid":null,"fwci":2.2237,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88054281,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9027290344238281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8463123440742493},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6538907289505005},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6118796467781067},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5655176043510437},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47812333703041077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4295562505722046},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4281330108642578},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.410273015499115},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35388490557670593},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33584481477737427}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9027290344238281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8463123440742493},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6538907289505005},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6118796467781067},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5655176043510437},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47812333703041077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4295562505722046},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4281330108642578},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.410273015499115},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35388490557670593},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33584481477737427},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1289881.1289886","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289881.1289886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.87.1961","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.87.1961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.complang.tuwien.ac.at/cd/ebner/cases07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1594347742","https://openalex.org/W1602386887","https://openalex.org/W1686420892","https://openalex.org/W1999102544","https://openalex.org/W2007894850","https://openalex.org/W2010074783","https://openalex.org/W2027272202","https://openalex.org/W2043785486","https://openalex.org/W2056379800","https://openalex.org/W2063583051","https://openalex.org/W2070053315","https://openalex.org/W2073882597","https://openalex.org/W2075921636","https://openalex.org/W2096571882","https://openalex.org/W2111330410","https://openalex.org/W2111988840","https://openalex.org/W2112537029","https://openalex.org/W2114988551","https://openalex.org/W2115541788","https://openalex.org/W2117285153","https://openalex.org/W2118074391","https://openalex.org/W2118229154","https://openalex.org/W2119583160","https://openalex.org/W2133083437","https://openalex.org/W2136285318","https://openalex.org/W2146552289","https://openalex.org/W2157179167","https://openalex.org/W2162310026","https://openalex.org/W2519134721","https://openalex.org/W4249006057"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W1980898636","https://openalex.org/W2045325972","https://openalex.org/W2141090099"],"abstract_inverted_index":{"With":[0],"increasing":[1],"complexity":[2],"of":[3,9,40],"modern":[4],"embedded":[5],"systems,":[6],"the":[7,19,34,38],"availability":[8,39],"highly":[10],"optimizing":[11],"compilers":[12],"becomes":[13],"more":[14,16],"and":[15],"important.":[17],"At":[18],"same":[20],"time,":[21],"application":[22],"specific":[23],"instruction-set":[24],"processors":[25],"(ASIPs)":[26],"are":[27],"used":[28],"to":[29,33],"fine-tune":[30],"hardware":[31],"platforms":[32],"intended":[35],"application,":[36],"demanding":[37],"retargetable":[41],"components":[42],"throughout":[43],"thewhole":[44],"tool":[45],"chain.":[46]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}