{"id":"https://openalex.org/W2105493068","doi":"https://doi.org/10.1145/1289816.1289872","title":"A low power VLIW processor generation method by means of extracting non-redundant activation conditions","display_name":"A low power VLIW processor generation method by means of extracting non-redundant activation conditions","publication_year":2007,"publication_date":"2007-09-30","ids":{"openalex":"https://openalex.org/W2105493068","doi":"https://doi.org/10.1145/1289816.1289872","mag":"2105493068"},"language":"en","primary_location":{"id":"doi:10.1145/1289816.1289872","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289816.1289872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090478807","display_name":"Hirofumi Iwato","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hirofumi Iwato","raw_affiliation_strings":["Osaka University, Osaka, Japan","Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043815468","display_name":"Keishi Sakanushi","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keishi Sakanushi","raw_affiliation_strings":["Osaka University, Osaka, Japan","Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101432602","display_name":"Yoshinori Takeuchi","orcid":"https://orcid.org/0000-0001-6936-3596"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshinori Takeuchi","raw_affiliation_strings":["Osaka University, Osaka, Japan","Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109865597","display_name":"Masaharu Imai","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaharu Imai","raw_affiliation_strings":["Osaka University, Osaka, Japan","Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Grad. Sch. of Information Science and Technology, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090478807"],"corresponding_institution_ids":["https://openalex.org/I98285908"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14803317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9738227128982544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8419625759124756},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7480734586715698},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6442275047302246},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5479367971420288},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5001096725463867},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45068731904029846},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43494054675102234},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41413113474845886},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3873172998428345},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23201942443847656},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1567518413066864}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9738227128982544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8419625759124756},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7480734586715698},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6442275047302246},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5479367971420288},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5001096725463867},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45068731904029846},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43494054675102234},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41413113474845886},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3873172998428345},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23201942443847656},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1567518413066864},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1289816.1289872","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289816.1289872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.380.3302","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.3302","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek07/codes/p227.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1508530389","https://openalex.org/W1555915743","https://openalex.org/W1573775657","https://openalex.org/W1949781701","https://openalex.org/W1994298038","https://openalex.org/W1996445094","https://openalex.org/W2051892263","https://openalex.org/W2052769458","https://openalex.org/W2076608835","https://openalex.org/W2076926801","https://openalex.org/W2113775750","https://openalex.org/W2119765938","https://openalex.org/W2128808376","https://openalex.org/W2148565312","https://openalex.org/W2167215452","https://openalex.org/W3193564476"],"related_works":["https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2116296227","https://openalex.org/W2050874000","https://openalex.org/W2163046274","https://openalex.org/W2613504015","https://openalex.org/W1482506385","https://openalex.org/W4251041146"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,67,76],"low":[4,118],"power":[5,28,143],"VLIW":[6,68,77,128,136,151,159],"processor":[7,69,78,129,137,160],"generation":[8,79],"method":[9,57,83,112,123,141],"by":[10,30,166],"automatically":[11,84],"extracting":[12],"non-redundant":[13,87,106],"activation":[14,88,107],"conditions":[15,89],"of":[16],"pipeline":[17,102],"registers":[18],"for":[19,25,45],"clock":[20,31,43,93,164],"gating.":[21],"It":[22],"is":[23,162],"important":[24],"the":[26,51,55,72,81,86,97,101,105,110,121,135,149,158],"best":[27],"reduction":[29,144],"gating":[32,94,165],"to":[33,49,95,100,127,148,157],"create":[34],"control":[35,52,92],"signals":[36,53],"that":[37,90,134,161],"can":[38,91,124],"completely":[39],"shut":[40],"off":[41],"redundant":[42],"supplies":[44],"registers.":[46,103],"In":[47],"order":[48],"generate":[50],"automatically,":[54],"proposed":[56,82,111,122,140],"utilizes":[58],"high-level":[59],"architecture":[60],"information":[61],"called":[62],"Micro-Operation":[63,73],"Descriptions,":[64],"which":[65],"describes":[66],"architecture.":[70],"Exploiting":[71],"Descriptions":[74],"in":[75],"process,":[80],"extracts":[85],"supply":[96],"minimum":[98],"clocks":[99],"Using":[104],"condition":[108],"extraction,":[109],"achieves":[113,142],"short":[114],"calculation":[115],"time":[116],"and":[117,153],"area":[119,170],"overhead;":[120],"be":[125],"applied":[126,163],"generation.":[130],"Experimental":[131],"results":[132],"show":[133],"generated":[138],"with":[139,168],"about":[145,154],"60%":[146],"compared":[147,156],"non-clock-gated":[150],"processor,":[152],"35%":[155],"PowerCompiler":[167],"negligible":[169],"overhead.":[171]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}