{"id":"https://openalex.org/W2130156165","doi":"https://doi.org/10.1145/1289816.1289822","title":"Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC","display_name":"Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC","publication_year":2007,"publication_date":"2007-09-30","ids":{"openalex":"https://openalex.org/W2130156165","doi":"https://doi.org/10.1145/1289816.1289822","mag":"2130156165"},"language":"en","primary_location":{"id":"doi:10.1145/1289816.1289822","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289816.1289822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034701871","display_name":"Brett H. Meyer","orcid":"https://orcid.org/0000-0002-6650-3298"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Brett H. Meyer","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067313298","display_name":"Donald E. Thomas","orcid":"https://orcid.org/0000-0002-3976-3131"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald E. Thomas","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, , USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034701871"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":3.0312,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.92033332,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9265552759170532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7205373048782349},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4391832947731018},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3925899267196655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34486907720565796},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3302323818206787}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9265552759170532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7205373048782349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4391832947731018},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3925899267196655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34486907720565796},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3302323818206787}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1289816.1289822","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1289816.1289822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.380.473","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek07/codes/p3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W129209152","https://openalex.org/W1531162979","https://openalex.org/W1972145570","https://openalex.org/W1990775449","https://openalex.org/W2094042791","https://openalex.org/W2100520545","https://openalex.org/W2101987243","https://openalex.org/W2108482574","https://openalex.org/W2134885201","https://openalex.org/W2140603991","https://openalex.org/W2147708520","https://openalex.org/W2151937931","https://openalex.org/W2163498322","https://openalex.org/W2164703292","https://openalex.org/W2172139098","https://openalex.org/W4205135025"],"related_works":["https://openalex.org/W2076528872","https://openalex.org/W2110564838","https://openalex.org/W1976012348","https://openalex.org/W2214202562","https://openalex.org/W2966924249","https://openalex.org/W2002682434","https://openalex.org/W2140773114","https://openalex.org/W2137671689","https://openalex.org/W2502691491","https://openalex.org/W2262476182"],"abstract_inverted_index":{"Heterogeneous":[0],"multiprocessors":[1],"are":[2],"emerging":[3],"as":[4,138,140],"the":[5,21,57,99],"dominant":[6],"implementation":[7],"approach":[8,149],"to":[9,15,20,46,65,85,106,120],"embedded":[10],"multiprocessor":[11],"systems.":[12],"In":[13],"addition":[14],"having":[16],"processing":[17],"elements":[18],"suited":[19],"target":[22],"applications,":[23],"these":[24,40,96],"systems":[25,41],"will":[26],"also":[27],"have":[28,70],"custom":[29],"memory":[30,90,152],"and":[31,37,50,82,92,112,154],"bus":[32,93,159],"architectures.":[33],"Because":[34],"of":[35,56,115],"performance":[36,81],"cost":[38,133],"constraints,":[39],"must":[42],"be":[43,63],"carefully":[44],"designed":[45],"balance":[47],"system":[48,80],"partitioning":[49],"resource":[51,117],"sharing.":[52],"The":[53],"sheer":[54],"size":[55],"design":[58,110],"space":[59,111],"requires":[60],"that":[61,78,123,150],"tools":[62],"able":[64,105],"do":[66],"this":[67],"balancing.":[68],"We":[69],"developed":[71],"an":[72,148],"augmented":[73],"simulated":[74],"annealing":[75],"synthesis":[76],"tool":[77,103],"uses":[79],"layout":[83],"evaluation":[84],"drive":[86],"simultaneous":[87],"data":[88,155],"mapping,":[89],"allocation":[91,153],"synthesis.":[94,160],"Performing":[95],"optimizations":[97],"at":[98],"same":[100],"time,":[101],"our":[102],"is":[104],"explore":[107],"a":[108],"larger":[109],"take":[113],"advantage":[114],"cost-saving":[116],"sharing":[118],"unavailable":[119],"previous":[121],"approaches":[122],"allocate":[124],"memories":[125],"before":[126],"synthesizing":[127],"buses.":[128],"This":[129],"results":[130],"in":[131,145],"20%":[132],"reduction":[134],"for":[135,142],"high-performance":[136],"designs":[137,144],"well":[139],"27%":[141],"low-cost":[143],"comparison":[146],"with":[147],"performs":[151],"mapping":[156],"separately":[157],"from":[158]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}