{"id":"https://openalex.org/W2098915619","doi":"https://doi.org/10.1145/1284480.1284572","title":"Using majority logic to cope with long duration transient faults","display_name":"Using majority logic to cope with long duration transient faults","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2098915619","doi":"https://doi.org/10.1145/1284480.1284572","mag":"2098915619"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284572","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284572","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069788620","display_name":"Lorenzo Petroli","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Lorenzo Petroli","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014901784","display_name":"Carlos Lisboa","orcid":"https://orcid.org/0000-0003-2030-942X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos A. Lisboa","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda L. Kastensmidt","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069788620"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":1.0537,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7907874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"354","last_page":"359"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.759609043598175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6586920022964478},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.621408998966217},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6098116636276245},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5675464868545532},{"id":"https://openalex.org/keywords/duration","display_name":"Duration (music)","score":0.5363245010375977},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4786430597305298},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4553360342979431},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45522817969322205},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.42182859778404236},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4194570481777191},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3882974684238434},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3101154565811157},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22455322742462158},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21269816160202026},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.172102689743042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09572198987007141},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07900118827819824}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.759609043598175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6586920022964478},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.621408998966217},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6098116636276245},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5675464868545532},{"id":"https://openalex.org/C112758219","wikidata":"https://www.wikidata.org/wiki/Q16038819","display_name":"Duration (music)","level":2,"score":0.5363245010375977},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4786430597305298},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4553360342979431},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45522817969322205},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.42182859778404236},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4194570481777191},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3882974684238434},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3101154565811157},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22455322742462158},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21269816160202026},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.172102689743042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09572198987007141},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07900118827819824},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284572","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284572","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7300000190734863,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1513838990","https://openalex.org/W1523087909","https://openalex.org/W1988459146","https://openalex.org/W2013185880","https://openalex.org/W2030501553","https://openalex.org/W2048125104","https://openalex.org/W2098247453","https://openalex.org/W2127658067","https://openalex.org/W2149985396","https://openalex.org/W2167950192"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"the":[3,44,84,94],"use":[4],"of":[5,36,64,73,105],"analog":[6,45,81],"majority":[7,50,65],"gates":[8,51,66],"to":[9,17,48,59,91,111],"implement":[10,49,60],"combinational":[11],"circuits":[12,61],"that":[13,29,39,93],"are":[14,87],"intrinsically":[15],"tolerant":[16],"long":[18],"duration":[19],"transient":[20],"faults":[21],"predicted":[22],"for":[23],"future":[24],"technologies.":[25],"The":[26,69],"reasoning":[27],"behind":[28],"prediction":[30],"is":[31,52,67,96],"explained,":[32],"a":[33,55],"new":[34,56],"type":[35],"voter":[37,82],"circuit,":[38,76],"uses":[40],"some":[41],"knowledge":[42],"from":[43],"design":[46],"arena,":[47],"reviewed,":[53],"and":[54,71,83,100,107],"mapping":[57],"approach":[58],"using":[62,77],"networks":[63],"proposed.":[68],"implementation":[70],"validation":[72],"an":[74,80],"adder":[75],"TMR":[78],"with":[79],"proposed":[85],"solution":[86],"analyzed,":[88],"in":[89,103],"order":[90],"confirm":[92],"technique":[95],"indeed":[97],"fault":[98],"tolerant,":[99],"has":[101],"advantages":[102],"terms":[104],"area":[106],"performance":[108],"when":[109],"compared":[110],"TMR.":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}