{"id":"https://openalex.org/W2095905855","doi":"https://doi.org/10.1145/1284480.1284557","title":"A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs","display_name":"A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2095905855","doi":"https://doi.org/10.1145/1284480.1284557","mag":"2095905855"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284557","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017010859","display_name":"Daniel Barcelos","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Daniel Barcelos","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001394617","display_name":"Eduardo Bri\u00e3o","orcid":"https://orcid.org/0000-0002-2351-8246"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Wenzel Bri\u00e3o","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058155284","display_name":"Fl\u00e1vio Rech Wagner","orcid":"https://orcid.org/0000-0003-2199-2785"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fl\u00e1vio Rech Wagner","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017010859"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":2.2461,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.88815183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"282","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8196268677711487},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.741551399230957},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5331807732582092},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5240374207496643},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5031144022941589},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4841897785663605},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.48026299476623535},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4471629858016968},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.44016748666763306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4168710708618164},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3266839385032654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3194549083709717},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13305330276489258},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0900413990020752},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06686866283416748}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8196268677711487},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.741551399230957},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5331807732582092},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5240374207496643},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5031144022941589},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4841897785663605},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.48026299476623535},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4471629858016968},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.44016748666763306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4168710708618164},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3266839385032654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3194549083709717},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13305330276489258},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0900413990020752},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06686866283416748},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284557","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1537756951","https://openalex.org/W1599485164","https://openalex.org/W1948781308","https://openalex.org/W1985395048","https://openalex.org/W2047876330","https://openalex.org/W2102387714","https://openalex.org/W2103066735","https://openalex.org/W2110658529","https://openalex.org/W2112708215","https://openalex.org/W2114526660","https://openalex.org/W2117183361","https://openalex.org/W2123184444","https://openalex.org/W2123856928","https://openalex.org/W2129442721","https://openalex.org/W2131507936","https://openalex.org/W2144324947","https://openalex.org/W2148740615","https://openalex.org/W2156475585","https://openalex.org/W2156748163","https://openalex.org/W2157554125","https://openalex.org/W2160642395","https://openalex.org/W2163590199","https://openalex.org/W2164509306","https://openalex.org/W2294047952","https://openalex.org/W4386231942"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W1848192231","https://openalex.org/W1824582190","https://openalex.org/W4291801887"],"abstract_inverted_index":{"Regarding":[0],"MPSoCs,":[1],"dynamic":[2,70],"task":[3,6,67,71,91],"allocation":[4,72],"and":[5,136,150,158],"migration":[7,68],"are":[8,133],"still":[9],"open":[10],"research":[11],"areas":[12],"and,":[13],"for":[14,51],"both":[15],"of":[16,40,103],"them,":[17],"there":[18],"is":[19,112],"no":[20],"clear":[21],"memory":[22,32,42,49,98,160],"organization":[23,50,142],"winner.":[24],"While":[25],"bus-connected":[26],"systems":[27,53],"commonly":[28],"use":[29],"a":[30,47,97,117],"shared":[31],"paradigm,":[33],"NoC-based":[34,52],"ones":[35],"easily":[36],"allow":[37],"the":[38,55,59,63,81,87,90,101,104,109,123,126,130,139,144],"exploration":[39],"distributed":[41],"alternatives.":[43],"This":[44],"paper":[45],"proposes":[46],"hybrid":[48,79,141],"as":[54,154],"way":[56],"to":[57,74,156],"minimize":[58],"energy":[60,147],"spent":[61],"during":[62],"code":[64,82,145],"transfer":[65,146],"when":[66],"or":[69,95],"needs":[73],"be":[75,84],"performed.":[76],"In":[77],"our":[78],"approach,":[80],"can":[83],"transferred":[85],"from":[86,96],"node":[88],"where":[89],"was":[92],"originally":[93],"running":[94],"positioned":[99],"at":[100,114],"center":[102],"system.":[105],"The":[106],"choice":[107],"between":[108,125],"two":[110],"options":[111],"done":[113],"runtime":[115],"in":[116],"very":[118,134],"intuitive":[119],"way,":[120],"based":[121],"on":[122,129,152],"distance":[124],"nodes":[127],"involved":[128],"transfer.":[131],"Results":[132],"encouraging":[135],"indicate":[137],"that":[138],"proposed":[140],"reduces":[143],"by":[148],"24%":[149],"10%":[151],"average,":[153],"compared":[155],"global-":[157],"distributed-only":[159],"organizations,":[161],"respectively.":[162]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}