{"id":"https://openalex.org/W2055321697","doi":"https://doi.org/10.1145/1284480.1284554","title":"A fully integrated CMOS RF front-end for a multi-band analog mixed-signal interface","display_name":"A fully integrated CMOS RF front-end for a multi-band analog mixed-signal interface","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2055321697","doi":"https://doi.org/10.1145/1284480.1284554","mag":"2055321697"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284554","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070170451","display_name":"Fernando Paix\u00e3o Cortes","orcid":"https://orcid.org/0000-0001-5920-2043"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Fernando Paix\u00e3o Cortes","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070170451"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64459347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6718636155128479},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6525675058364868},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.649165153503418},{"id":"https://openalex.org/keywords/rf-front-end","display_name":"RF front end","score":0.6093518733978271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5879084467887878},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5853997468948364},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.553541362285614},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.5001838207244873},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.49278023838996887},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.49247226119041443},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4608983099460602},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.433559387922287},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.42004984617233276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36117881536483765},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.35813403129577637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3045284152030945},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25812745094299316},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.20960628986358643},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.20603233575820923},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1448521912097931}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6718636155128479},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6525675058364868},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.649165153503418},{"id":"https://openalex.org/C53071545","wikidata":"https://www.wikidata.org/wiki/Q7276615","display_name":"RF front end","level":3,"score":0.6093518733978271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5879084467887878},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5853997468948364},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.553541362285614},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.5001838207244873},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.49278023838996887},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.49247226119041443},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4608983099460602},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.433559387922287},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.42004984617233276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36117881536483765},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.35813403129577637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3045284152030945},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25812745094299316},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.20960628986358643},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.20603233575820923},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1448521912097931},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284554","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5400000214576721}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W60680877","https://openalex.org/W1915192145","https://openalex.org/W2044374932","https://openalex.org/W2098176009","https://openalex.org/W2122804317","https://openalex.org/W2126825679","https://openalex.org/W2152844286","https://openalex.org/W2167034725","https://openalex.org/W2788048449"],"related_works":["https://openalex.org/W2952995302","https://openalex.org/W4235304283","https://openalex.org/W883233890","https://openalex.org/W2044654414","https://openalex.org/W2557301296","https://openalex.org/W2103194942","https://openalex.org/W56967924","https://openalex.org/W4210947136","https://openalex.org/W2077138012","https://openalex.org/W1014166306"],"abstract_inverted_index":{"This":[0,27],"paper":[1],"addresses":[2],"the":[3,47,54],"analysis":[4],"and":[5,40,74,92,102],"design":[6],"of":[7,86,90,95,100,104],"a":[8,16,36,42,84,93,98],"fully":[9],"integrated":[10],"CMOS":[11,79],"RF":[12],"front-end":[13],"suitable":[14,68],"for":[15,69],"general":[17],"analog":[18,33],"interface":[19],"to":[20,35,45],"be":[21],"employed":[22],"in":[23,76],"mixed-signal":[24,55],"SOC":[25],"applications.":[26],"block":[28],"must":[29],"relocate":[30],"an":[31,88],"input":[32,48,61],"signal":[34,49,62],"fixed":[37],"frequency":[38],"band":[39],"provide":[41],"gain":[43],"control":[44],"adjust":[46],"dynamic":[50],"range,":[51],"so":[52],"that":[53],"stage":[56],"can":[57],"process":[58],"this":[59,70],"translated":[60],"version.":[63],"A":[64],"dual-conversion":[65],"heterodyne":[66],"architecture":[67],"application":[71],"is":[72],"presented":[73],"implemented":[75],"IBM":[77],"0.18\u03bcm":[78],"process.":[80],"Simulation":[81],"results":[82],"show":[83],"sensitivity":[85],"-70dBm,":[87],"IIP3":[89],"-28dBm,":[91],"NF":[94],"25dB":[96],"with":[97],"power":[99],"55mW":[101],"area":[103],"0.77mm2.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}