{"id":"https://openalex.org/W1991989476","doi":"https://doi.org/10.1145/1284480.1284538","title":"Modeling and analysis of crosstalk for distributed RLC interconnects using difference model approach","display_name":"Modeling and analysis of crosstalk for distributed RLC interconnects using difference model approach","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W1991989476","doi":"https://doi.org/10.1145/1284480.1284538","mag":"1991989476"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284538","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111594069","display_name":"Ravindra V. R. Jayanthi","orcid":null},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ravindra V. R. Jayanthi","raw_affiliation_strings":["International Institute of Information Technology, Hyderabad, India","[International Institute of Information Technology Hyderabad, India]"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"[International Institute of Information Technology Hyderabad, India]","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081332502","display_name":"Srinivas B. Mandalika","orcid":null},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srinivas Bala Mandalika","raw_affiliation_strings":["International Institute of Information Technology, Hyderabad, India","[International Institute of Information Technology Hyderabad, India]"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"[International Institute of Information Technology Hyderabad, India]","institution_ids":["https://openalex.org/I64189192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111594069"],"corresponding_institution_ids":["https://openalex.org/I64189192"],"apc_list":null,"apc_paid":null,"fwci":1.7562,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84331743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.8474681377410889},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.6887048482894897},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6607462167739868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6385335326194763},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.49431276321411133},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.4875633120536804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48562708497047424},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4531377851963043},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.4483630657196045},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.4438864290714264},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.43510180711746216},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.42816638946533203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2556977868080139},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2471553087234497},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19196945428848267},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18534594774246216},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.15517637133598328}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.8474681377410889},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.6887048482894897},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6607462167739868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6385335326194763},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.49431276321411133},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.4875633120536804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48562708497047424},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4531377851963043},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.4483630657196045},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.4438864290714264},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.43510180711746216},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.42816638946533203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2556977868080139},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2471553087234497},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19196945428848267},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18534594774246216},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.15517637133598328},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284538","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W603512226","https://openalex.org/W1975069205","https://openalex.org/W1984588379","https://openalex.org/W1992370325","https://openalex.org/W2004809424","https://openalex.org/W2042882340","https://openalex.org/W2056897628","https://openalex.org/W2071722418","https://openalex.org/W2082603453","https://openalex.org/W2086760546","https://openalex.org/W2089414099","https://openalex.org/W2099508790","https://openalex.org/W2108967832","https://openalex.org/W2117261245","https://openalex.org/W2132500962","https://openalex.org/W2145383128","https://openalex.org/W2166997433"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W2027050626","https://openalex.org/W2949851887","https://openalex.org/W2327142020","https://openalex.org/W2376421566","https://openalex.org/W4252609075","https://openalex.org/W4321844105","https://openalex.org/W4313018643"],"abstract_inverted_index":{"On-chip":[0],"inductive":[1,104],"effects":[2],"are":[3],"becoming":[4],"predominant":[5],"in":[6,24,45,73],"deepsubmicron":[7],"(DSM)":[8],"interconnects":[9,107],"due":[10],"to":[11,70,130],"increasing":[12],"clock":[13],"speeds,":[14],"circuit":[15,36],"complexity":[16],"and":[17,37],"decreasing":[18],"interconnect":[19],"lengths.":[20],"Inductance":[21],"causes":[22],"noise":[23],"the":[25,32,35,60,74,101,126,136,148],"signal":[26,38],"waveforms,":[27],"which":[28],"can":[29],"adversely":[30],"affect":[31],"performance":[33],"of":[34,43,103],"integrity.":[39],"The":[40],"traditional":[41],"analysis":[42],"crosstalk":[44,72,82],"a":[46,51,56,66,131],"transmission":[47],"line":[48],"begins":[49],"with":[50,145],"lossless":[52],"LC":[53],"representation,":[54],"yielding":[55],"wave":[57],"equation":[58],"governing":[59],"system":[61],"response.":[62],"This":[63],"paper":[64],"proposes":[65],"difference":[67,90],"model":[68,91,128,138],"approach":[69,92],"derive":[71],"transform":[75],"domain.":[76],"A":[77],"closed":[78],"form":[79],"solution":[80],"for":[81,93,114,154],"is":[83,108,111,118,124],"obtained":[84,144],"by":[85],"incorporating":[86],"initial":[87],"conditions":[88],"using":[89,158],"distributed":[94],"RLC":[95],"interconnects.":[96,116],"Simulation":[97],"results":[98],"show":[99],"that":[100,121,143],"effect":[102],"coupling":[105],"forlong":[106],"significant":[109],"but":[110],"almost":[112],"negligible":[113],"local":[115],"It":[117],"also":[119],"shown":[120],"when":[122],"inductance":[123],"neglected,":[125],"proposed":[127],"reduces":[129],"lumped":[132],"RC":[133],"model.":[134],"Also,":[135],"analytical":[137],"response":[139],"agrees":[140],"very":[141],"well":[142],"SPICE.":[146],"All":[147],"experiments":[149],"have":[150],"been":[151],"carried":[152],"out":[153],"90nm":[155],"technology":[156],"node":[157],"Cadence.s":[159],"Dynamic":[160],"Circuit":[161],"Simulator":[162],"SPECTRE\u00a9.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}