{"id":"https://openalex.org/W1999956231","doi":"https://doi.org/10.1145/1284480.1284533","title":"Bus encoding schemes for minimizing delay in VLSI interconnects","display_name":"Bus encoding schemes for minimizing delay in VLSI interconnects","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W1999956231","doi":"https://doi.org/10.1145/1284480.1284533","mag":"1999956231"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284533","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040967193","display_name":"K. S. Sainarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"K. S. Sainarayanan","raw_affiliation_strings":["International Institute of Information Technology (IIIT): Hyderabad, HYDERABAD, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology (IIIT): Hyderabad, HYDERABAD, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005795992","display_name":"C Raghunandan","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chittarsu Raghunandan","raw_affiliation_strings":["International Institute of Information Technology (IIIT): Hyderabad, HYDERABAD, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology (IIIT): Hyderabad, HYDERABAD, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101945130","display_name":"M.B. Srinivas","orcid":"https://orcid.org/0000-0003-3820-0561"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. B. Srinivas","raw_affiliation_strings":["International Institute of Information Technology (IIIT): Hyderabad, HYDERABAD, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology (IIIT): Hyderabad, HYDERABAD, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040967193"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62713433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7515096664428711},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.6877389550209045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6463396549224854},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6419459581375122},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6215029954910278},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5667024254798889},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5486843585968018},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5434870719909668},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5192475318908691},{"id":"https://openalex.org/keywords/electromagnetic-shielding","display_name":"Electromagnetic shielding","score":0.4264804422855377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22497016191482544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2190045714378357},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2078535556793213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13627034425735474},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11177805066108704}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7515096664428711},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.6877389550209045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6463396549224854},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6419459581375122},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6215029954910278},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5667024254798889},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5486843585968018},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5434870719909668},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5192475318908691},{"id":"https://openalex.org/C2265751","wikidata":"https://www.wikidata.org/wiki/Q332007","display_name":"Electromagnetic shielding","level":2,"score":0.4264804422855377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22497016191482544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2190045714378357},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2078535556793213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13627034425735474},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11177805066108704},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284533","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W23043452","https://openalex.org/W1523576321","https://openalex.org/W1548680868","https://openalex.org/W1556480701","https://openalex.org/W1558462509","https://openalex.org/W1974583787","https://openalex.org/W2030395783","https://openalex.org/W2106675540","https://openalex.org/W2110477661","https://openalex.org/W2117127294","https://openalex.org/W2117863453","https://openalex.org/W2137208570","https://openalex.org/W2144493049","https://openalex.org/W2153128082","https://openalex.org/W2165072326","https://openalex.org/W2171977658","https://openalex.org/W6658016102","https://openalex.org/W6676462731","https://openalex.org/W6681147241"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1986847619","https://openalex.org/W3211084114","https://openalex.org/W2035475131"],"abstract_inverted_index":{"In":[0],"deep-submicron":[1],"(DSM)":[2],"technology,":[3],"shrinking":[4],"wire":[5],"size":[6],"andreduced":[7],"inter-wire":[8],"spacing":[9],"are":[10,65],"leading":[11],"to":[12,31,48],"increased":[13],"propagation":[14],"delay":[15,51,103],"of":[16,40,71],"the":[17,50,88,93,102],"on-chip":[18],"interconnects.":[19],"Various":[20],"techniques,":[21],"such":[22],"as":[23,59,61],"shielding":[24],"and":[25,46,55,81,98,100,110],"coding,":[26],"etc.,":[27],"have":[28],"been":[29],"proposed":[30,89],"minimize":[32],"this":[33],"delay.":[34],"This":[35],"paper":[36],"proposes":[37],"a":[38],"set":[39],"coding":[41,90],"schemes":[42],"(scheme":[43],"1,":[44],"2":[45],"3)":[47],"reduce":[49],"by":[52,104],"incorporating":[53],"spatial":[54],"temporal":[56],"redundancy":[57],"independently":[58],"well":[60],"combined.":[62],"SPICE":[63],"simulations":[64],"carried":[66],"out":[67],"for":[68,107],"interconnect":[69],"lines":[70],"different":[72],"dimensions":[73],"at":[74],"various":[75],"technology":[76],"nodes":[77],"(180,":[78],"130,":[79],"90":[80],"65":[82],"nm).":[83],"Experimental":[84],"results":[85],"indicate":[86],"that":[87],"scheme-2":[91],"eliminates":[92],"crosstalk":[94],"classes":[95],"4,":[96],"5":[97,109],"6,":[99],"reduces":[101],"about":[105],"33-67%":[106],"2,":[108],"10":[111],"mm":[112],"lengthinterconnects.":[113]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}