{"id":"https://openalex.org/W2005068227","doi":"https://doi.org/10.1145/1284480.1284531","title":"Design of adaptive multiprocessor on chip systems","display_name":"Design of adaptive multiprocessor on chip systems","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2005068227","doi":"https://doi.org/10.1145/1284480.1284531","mag":"2005068227"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284531","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072346403","display_name":"Chritophe Bobda","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Chritophe Bobda","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern; Kaiserslautern; Germany"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern; Kaiserslautern; Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086647366","display_name":"Thomas Haller","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Haller","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern; Kaiserslautern; Germany"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern; Kaiserslautern; Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087956744","display_name":"Felix Muehlbauer","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Felix Muehlbauer","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern; Kaiserslautern; Germany"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern; Kaiserslautern; Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069758248","display_name":"Dennis Rech","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dennis Rech","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern; Kaiserslautern; Germany"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern; Kaiserslautern; Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111630028","display_name":"Simon Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Jung","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern; Kaiserslautern; Germany"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern; Kaiserslautern; Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072346403"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":5.0666,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.94939855,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7964602708816528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7817959785461426},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7034261226654053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.551735520362854},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5234231948852539},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.446113646030426},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42117607593536377},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4207748472690582},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4105342626571655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3423978090286255},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10603737831115723}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7964602708816528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7817959785461426},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7034261226654053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.551735520362854},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5234231948852539},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.446113646030426},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42117607593536377},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4207748472690582},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4105342626571655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3423978090286255},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10603737831115723},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284531","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2043724035","https://openalex.org/W2061341864","https://openalex.org/W2066561168","https://openalex.org/W2072773380","https://openalex.org/W2090242529","https://openalex.org/W2093637157","https://openalex.org/W2114421447","https://openalex.org/W2120682365","https://openalex.org/W2129192659","https://openalex.org/W2144037940","https://openalex.org/W2162944278","https://openalex.org/W2169040626"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2084925448","https://openalex.org/W2065289416","https://openalex.org/W2502691491","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,69],"design":[3,50,60],"approach":[4,16],"for":[5,12],"adaptive":[6],"multiprocessors":[7],"on":[8,85],"chip,":[9],"in":[10,21],"particular":[11],"FPGA":[13],"devices.":[14],"The":[15,94],"consists":[17],"of":[18,99],"two":[19],"steps":[20],"which":[22],"the":[23,31,34,39,49,54,58,67,80,86,100,105],"hardware":[24,41],"infrastructure":[25],"is":[26],"first":[27],"generated":[28],"and":[29,62],"then,":[30],"single":[32,106],"processors,":[33],"peripherals":[35],"as":[36,38],"well":[37],"custom":[40],"components":[42],"are":[43],"configured.":[44],"In":[45],"order":[46],"to":[47,52,66,91],"automatize":[48],"process,":[51],"have":[53],"maximum":[55],"freedom":[56],"from":[57],"current":[59],"tools":[61],"hide":[63],"their":[64],"complexity":[65],"designer,":[68],"platform":[70],"independent":[71],"tool":[72],"was":[73],"developed.":[74],"As":[75],"case":[76],"study,":[77],"we":[78],"implemented":[79],"singular":[81],"value":[82],"decomposition":[83],"(SVD)":[84],"Xilinx":[87],"ML310-Board":[88],"with":[89],"up":[90],"8":[92],"processors.":[93],"results":[95],"show":[96],"considerable":[97],"speed-up":[98],"multiprocessor":[101],"solutions":[102],"produced":[103],"toward":[104],"processor":[107],"ones.":[108]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}