{"id":"https://openalex.org/W1978171234","doi":"https://doi.org/10.1145/1284480.1284526","title":"Optimization techniques for a reconfigurable, self-timed, and bit-serial architecture","display_name":"Optimization techniques for a reconfigurable, self-timed, and bit-serial architecture","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W1978171234","doi":"https://doi.org/10.1145/1284480.1284526","mag":"1978171234"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284526","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081408639","display_name":"Florian Dittmann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Florian Dittmann","raw_affiliation_strings":["University Paderborn/HNI, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"University Paderborn/HNI, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110191210","display_name":"Achim Rettberg","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Achim Rettberg","raw_affiliation_strings":["University Paderborn/C-LAB, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"University Paderborn/C-LAB, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012182666","display_name":"Raphael Weber","orcid":"https://orcid.org/0000-0002-2883-4811"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Raphael Weber","raw_affiliation_strings":["University Paderborn/C-LAB, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"University Paderborn/C-LAB, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081408639"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.3209,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62654113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8338808417320251},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6700561046600342},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.653052568435669},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6136664152145386},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5979688167572021},{"id":"https://openalex.org/keywords/database-centric-architecture","display_name":"Database-centric architecture","score":0.4817054867744446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4620811939239502},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.45653682947158813},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35653311014175415},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.32704633474349976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32413262128829956},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.17369449138641357},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13841763138771057},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10032403469085693}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8338808417320251},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6700561046600342},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.653052568435669},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6136664152145386},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5979688167572021},{"id":"https://openalex.org/C154240960","wikidata":"https://www.wikidata.org/wiki/Q2860294","display_name":"Database-centric architecture","level":5,"score":0.4817054867744446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4620811939239502},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.45653682947158813},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35653311014175415},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.32704633474349976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32413262128829956},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.17369449138641357},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13841763138771057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10032403469085693},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284526","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1493249179","https://openalex.org/W1501302032","https://openalex.org/W1563585604","https://openalex.org/W1842653370","https://openalex.org/W2029134263","https://openalex.org/W2096057768","https://openalex.org/W2098378442","https://openalex.org/W2105782051","https://openalex.org/W2132335233","https://openalex.org/W2132641206","https://openalex.org/W2478839193","https://openalex.org/W4237355787","https://openalex.org/W6629584152","https://openalex.org/W6679613394"],"related_works":["https://openalex.org/W2976480616","https://openalex.org/W4238407057","https://openalex.org/W2353106314","https://openalex.org/W2053107757","https://openalex.org/W2342672932","https://openalex.org/W4226237158","https://openalex.org/W2354797847","https://openalex.org/W1632450615","https://openalex.org/W2143741513","https://openalex.org/W1152672851"],"abstract_inverted_index":{"This":[0,74],"paper":[1,75],"presents":[2],"latency":[3,81],"optimizations":[4,82],"for":[5,98],"a":[6,36,59],"specific":[7],"hard-ware":[8],"architecture,":[9],"which":[10],"was":[11,41],"developed":[12],"based":[13],"on":[14,77],"the":[15,51,64,68,72,78,90,99],"combination":[16],"of":[17,53,67,71,80],"different":[18],"design":[19,25],"paradigms":[20],"and":[21,31,44,94],"thus":[22],"requires":[23],"sophisticated":[24],"optimizations.":[26],"The":[27],"architecture":[28],"comprises":[29],"synchronous":[30],"systematic":[32],"bit-serial":[33],"processing":[34],"with-out":[35],"central":[37],"controlling":[38],"instance.":[39],"It":[40],"recently":[42],"patented":[43],"targets":[45],"future":[46],"high-speed":[47],"applications":[48],"due":[49],"to":[50],"abdication":[52],"long":[54],"wires.":[55],"So-called":[56],"routers,":[57],"achieving":[58],"reconfigurable":[60],"system,":[61],"can":[62],"overcome":[63],"application":[65],"specificity":[66],"basic":[69],"version":[70],"architecture.":[73,91],"focuses":[76],"challenge":[79],"also":[83],"covering":[84],"data":[85],"synchronization":[86],"problems":[87],"when":[88],"implementing":[89],"We":[92],"propose":[93],"evaluate":[95],"several":[96],"variations":[97],"realization.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}