{"id":"https://openalex.org/W2123027917","doi":"https://doi.org/10.1145/1284480.1284522","title":"Design of a digital FM demodulator based on a 2nd\u00b0 order all-digital phase-locked loop","display_name":"Design of a digital FM demodulator based on a 2nd\u00b0 order all-digital phase-locked loop","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2123027917","doi":"https://doi.org/10.1145/1284480.1284522","mag":"2123027917"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284522","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003148604","display_name":"Juan Pablo Mart\u00ednez Brito","orcid":"https://orcid.org/0000-0002-7417-659X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Juan Pablo Martinez Brito","raw_affiliation_strings":["Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003148604"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7459073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/demodulation","display_name":"Demodulation","score":0.8436398506164551},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6387104988098145},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6159098148345947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.613304853439331},{"id":"https://openalex.org/keywords/frequency-modulation","display_name":"Frequency modulation","score":0.48419931530952454},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.477817565202713},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45246291160583496},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4490790367126465},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.42592328786849976},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.22809353470802307},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.22499895095825195},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20434945821762085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1615246832370758},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13793021440505981},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10595965385437012},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0966607928276062},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.09069713950157166}],"concepts":[{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.8436398506164551},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6387104988098145},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6159098148345947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.613304853439331},{"id":"https://openalex.org/C11930861","wikidata":"https://www.wikidata.org/wiki/Q181417","display_name":"Frequency modulation","level":3,"score":0.48419931530952454},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.477817565202713},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45246291160583496},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4490790367126465},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.42592328786849976},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.22809353470802307},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.22499895095825195},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20434945821762085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1615246832370758},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13793021440505981},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10595965385437012},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0966607928276062},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.09069713950157166},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284522","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W96786593","https://openalex.org/W592542319","https://openalex.org/W1490756768","https://openalex.org/W1560813610","https://openalex.org/W1561982244","https://openalex.org/W1563948315","https://openalex.org/W1578889014","https://openalex.org/W1582137406","https://openalex.org/W1599524865","https://openalex.org/W1599994156","https://openalex.org/W1822244604","https://openalex.org/W1939266006","https://openalex.org/W1977097871","https://openalex.org/W1986340296","https://openalex.org/W2016112124","https://openalex.org/W2020141429","https://openalex.org/W2026626653","https://openalex.org/W2028828529","https://openalex.org/W2034537707","https://openalex.org/W2076420009","https://openalex.org/W2084208879","https://openalex.org/W2084471278","https://openalex.org/W2086586341","https://openalex.org/W2100567943","https://openalex.org/W2104362597","https://openalex.org/W2109200086","https://openalex.org/W2110686269","https://openalex.org/W2125997173","https://openalex.org/W2131673713","https://openalex.org/W2135187689","https://openalex.org/W2137120286","https://openalex.org/W2146481260","https://openalex.org/W2153951153","https://openalex.org/W2154964193","https://openalex.org/W2170329515","https://openalex.org/W2185377952","https://openalex.org/W2188838890","https://openalex.org/W2912532132","https://openalex.org/W4247914945"],"related_works":["https://openalex.org/W2366468345","https://openalex.org/W1602400477","https://openalex.org/W2022204903","https://openalex.org/W2383799194","https://openalex.org/W2390768079","https://openalex.org/W2043158576","https://openalex.org/W2083460210","https://openalex.org/W1587424018","https://openalex.org/W2129842280","https://openalex.org/W2123027917"],"abstract_inverted_index":{"A":[0],"software-defined":[1],"radio":[2],"(SDR)":[3],"is":[4,16,28,83],"a":[5,23,26,65,107],"wireless":[6,34],"communication":[7],"device":[8],"in":[9,18,54],"which":[10],"all":[11],"of":[12,64,72],"the":[13,62,70,114],"signal":[14],"processing":[15],"implemented":[17],"software.":[19],"By":[20],"simply":[21],"downloading":[22],"new":[24,37,42],"program,":[25],"SDR":[27,55],"able":[29],"to":[30,41,110],"interoperate":[31],"with":[32],"different":[33],"protocols,":[35],"incorporate":[36],"services,":[38],"and":[39,90,96,112],"upgrade":[40],"standards.":[43],"Therefore,":[44],"FPGAs":[45],"have":[46],"been":[47],"used":[48],"extensively":[49],"for":[50],"implementing":[51],"essential":[52],"functions":[53],"architectures.":[56],"In":[57],"this":[58],"paper,":[59],"we":[60],"explore":[61],"design":[63],"Digital":[66],"FM":[67,80],"Receiver":[68,81],"using":[69,85,92],"approach":[71],"an":[73],"All-Digital":[74],"Phase":[75],"Locked-Loop":[76],"(ADPLL).":[77],"The":[78,102],"digital":[79],"circuit":[82,104],"designed":[84],"pure":[86],"VHDL,":[87],"then":[88],"simulated":[89],"synthesized":[91],"ModelSim":[93],"SE":[94],"6":[95],"Leonardo":[97],"Spectrum":[98],"Level":[99],"3,":[100],"respectively.":[101],"final":[103],"operates":[105],"at":[106],"frequency":[108],"up":[109],"150MHz":[111],"occupies":[113],"area":[115],"around":[116],"15K":[117],"logic":[118],"gates.":[119]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}