{"id":"https://openalex.org/W2087907893","doi":"https://doi.org/10.1145/1284480.1284511","title":"A comparative study of CMOS gates with minimum transistor stacks","display_name":"A comparative study of CMOS gates with minimum transistor stacks","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2087907893","doi":"https://doi.org/10.1145/1284480.1284511","mag":"2087907893"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284511","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Leomar Soares da Rosa","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Inacio Reis","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato Perez Ribas","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe de Souza Marques","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067885070","display_name":"Felipe Ribeiro Schneider","orcid":null},"institutions":[{"id":"https://openalex.org/I131787340","display_name":"Seagate (United States)","ror":"https://ror.org/04p1xtv71","country_code":"US","type":"company","lineage":["https://openalex.org/I131787340"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Felipe Ribeiro Schneider","raw_affiliation_strings":["Nangate Inc","NANGATE INC"],"affiliations":[{"raw_affiliation_string":"Nangate Inc","institution_ids":[]},{"raw_affiliation_string":"NANGATE INC","institution_ids":["https://openalex.org/I131787340"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014303947"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":1.7562,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.85297376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9214361906051636},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8903026580810547},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7845428586006165},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6461831331253052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6107738614082336},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.488579124212265},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.46493715047836304},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4371316432952881},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43384045362472534},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32056617736816406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24519410729408264},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1543377935886383},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07793334126472473}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9214361906051636},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8903026580810547},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7845428586006165},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6461831331253052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6107738614082336},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.488579124212265},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.46493715047836304},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4371316432952881},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43384045362472534},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32056617736816406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24519410729408264},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1543377935886383},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07793334126472473},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284511","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1580033321","https://openalex.org/W1891500466","https://openalex.org/W1908183944","https://openalex.org/W1987067207","https://openalex.org/W1995135231","https://openalex.org/W2000787196","https://openalex.org/W2014539192","https://openalex.org/W2022218016","https://openalex.org/W2040537281","https://openalex.org/W2078263540","https://openalex.org/W2088115909","https://openalex.org/W2092625136","https://openalex.org/W2114301751","https://openalex.org/W2129042422","https://openalex.org/W2129501340","https://openalex.org/W2139358663","https://openalex.org/W2146200170","https://openalex.org/W2156028445","https://openalex.org/W2157144535","https://openalex.org/W2158020817","https://openalex.org/W2164012847","https://openalex.org/W2171874034","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W1742453416"],"abstract_inverted_index":{"The":[0,44,74,100],"performance":[1],"of":[2,11,32,52,76,97],"CMOS":[3,40],"gates":[4],"is":[5,82,108],"strongly":[6],"dependent":[7],"on":[8],"the":[9,29,77,98],"number":[10,31],"transistors":[12],"in":[13,15,59,70,80],"series":[14],"both":[16],"pull-up":[17],"PMOS":[18],"and":[19,105],"pull-down":[20],"NMOS":[21],"networks.":[22],"In":[23],"this":[24],"paper,":[25],"two":[26],"approaches":[27],"presenting":[28],"minimum":[30],"stacked":[33],"devices":[34],"are":[35],"compared,":[36],"using":[37],"conventional":[38],"series-parallel":[39],"as":[41,92,94],"a":[42],"reference.":[43],"proposed":[45],"analysis":[46],"takes":[47],"into":[48],"consideration":[49,81],"different":[50],"lists":[51],"cells,":[53],"including":[54],"standard":[55],"cell":[56],"libraries":[57],"used":[58],"regular":[60],"(fixed":[61],"library)":[62],"technology":[63,72,106],"mapping":[64,107],"or":[65],"functions":[66],"generated":[67],"by":[68],"software":[69],"library-free":[71],"mapping.":[73],"quality":[75],"transistor":[78,90],"networks":[79],"evaluated":[83],"according":[84],"to":[85],"device":[86],"count,":[87],"worst":[88],"case":[89],"stack,":[91],"well":[93],"logical":[95],"effort":[96],"network.":[99],"relationship":[101],"between":[102],"such":[103],"topologies":[104],"also":[109],"discussed.":[110]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}