{"id":"https://openalex.org/W2081073709","doi":"https://doi.org/10.1145/1284480.1284498","title":"A programmable voltage reference optimized for power management applications","display_name":"A programmable voltage reference optimized for power management applications","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W2081073709","doi":"https://doi.org/10.1145/1284480.1284498","mag":"2081073709"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284498","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108373415","display_name":"Filipe G R Ramos","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Filipe G. Ramos","raw_affiliation_strings":["FreeSCale, Jaguariuna, Brazil","FreeSCale, Jaguariuna, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"FreeSCale, Jaguariuna, Brazil","institution_ids":[]},{"raw_affiliation_string":"FreeSCale, Jaguariuna, Brazil#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060219553","display_name":"Laercio Caldeira","orcid":null},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Laercio Caldeira","raw_affiliation_strings":["UNIFEI, Itajuba, Brazil"],"affiliations":[{"raw_affiliation_string":"UNIFEI, Itajuba, Brazil","institution_ids":["https://openalex.org/I8165072"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090433651","display_name":"Tales Cleber Pimenta","orcid":"https://orcid.org/0000-0002-2791-7332"},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Tales C. Pimenta","raw_affiliation_strings":["UNIFEI, Itajuba, Brazil"],"affiliations":[{"raw_affiliation_string":"UNIFEI, Itajuba, Brazil","institution_ids":["https://openalex.org/I8165072"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108373415"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14895184,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"36","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandgap-voltage-reference","display_name":"Bandgap voltage reference","score":0.7990666627883911},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.7349977493286133},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.7249535322189331},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7061405181884766},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5707458853721619},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5539683699607849},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.547562837600708},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5217407941818237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47806790471076965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47511109709739685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46893787384033203},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.45799073576927185},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41675031185150146},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41614723205566406},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.4111577272415161},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3300381600856781},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.26865875720977783},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17710912227630615},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1645573377609253},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.12952029705047607}],"concepts":[{"id":"https://openalex.org/C127033052","wikidata":"https://www.wikidata.org/wiki/Q48635","display_name":"Bandgap voltage reference","level":5,"score":0.7990666627883911},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.7349977493286133},{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.7249535322189331},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7061405181884766},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5707458853721619},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5539683699607849},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.547562837600708},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5217407941818237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47806790471076965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47511109709739685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46893787384033203},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.45799073576927185},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41675031185150146},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41614723205566406},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4111577272415161},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3300381600856781},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.26865875720977783},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17710912227630615},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1645573377609253},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.12952029705047607},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284498","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W989978525","https://openalex.org/W1564201208","https://openalex.org/W1566907904","https://openalex.org/W1585736543","https://openalex.org/W1608709073","https://openalex.org/W1997811146","https://openalex.org/W2098227045","https://openalex.org/W2107105447","https://openalex.org/W2141911137","https://openalex.org/W2145706786","https://openalex.org/W2148392146","https://openalex.org/W2566193534","https://openalex.org/W4253870310"],"related_works":["https://openalex.org/W2348464439","https://openalex.org/W2038852706","https://openalex.org/W2359920985","https://openalex.org/W2225727459","https://openalex.org/W2381696784","https://openalex.org/W2391314465","https://openalex.org/W2372624045","https://openalex.org/W2393887177","https://openalex.org/W2563838980","https://openalex.org/W4390417205"],"abstract_inverted_index":{"A":[0],"3":[1],"bits":[2],"programmable,":[3],"low":[4],"drift,":[5],"high":[6,9,27],"PSRR":[7],"and":[8,50,93],"precision":[10,108],"voltage":[11,30,42,102],"reference,":[12],"optimized":[13],"to":[14,33,62,91,95],"Power":[15],"Management":[16],"(PM)":[17],"applications,":[18],"is":[19,23],"presented.":[20],"The":[21,80],"topology":[22],"based":[24],"on":[25],"a":[26,34,48,75,105],"performance":[28],"bandgap":[29],"reference":[31,43],"applied":[32],"non-inverting":[35],"amplifier":[36],"stage,":[37],"which":[38],"generates":[39],"an":[40,66],"internal":[41],"of":[44,89,109],"2.4V,":[45],"isolated":[46],"by":[47,52,65],"buffer":[49],"derived":[51],"resistor":[53],"dividers,":[54],"generating":[55],"eight":[56],"selectable":[57],"output":[58,101],"voltages":[59],"from":[60],"0":[61],"2.1V,":[63],"chosen":[64],"analog":[67],"multiplexer.":[68],"It":[69],"has":[70,104],"been":[71],"successfully":[72],"verified":[73],"in":[74],"standard":[76],"0.35\u00b5m":[77],"CMOS":[78],"process.":[79],"experimental":[81],"results":[82],"have":[83],"confirmed":[84],"that,":[85],"for":[86],"power":[87],"supply":[88],"3.0V":[90],"3.3V,":[92],"-20oC":[94],"80oC":[96],"temperature":[97],"range,":[98],"the":[99],"programmable":[100],"VREF":[103],"worst":[106],"case":[107],"\u00b13%.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}