{"id":"https://openalex.org/W1985749779","doi":"https://doi.org/10.1145/1284480.1284486","title":"Low power design techniques for nanometer design processes","display_name":"Low power design techniques for nanometer design processes","publication_year":2007,"publication_date":"2007-09-03","ids":{"openalex":"https://openalex.org/W1985749779","doi":"https://doi.org/10.1145/1284480.1284486","mag":"1985749779"},"language":"en","primary_location":{"id":"doi:10.1145/1284480.1284486","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000162084","display_name":"Subhomoy Chattopadhyay","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Subhomoy Chattopadhyay","raw_affiliation_strings":["AMD Corporation, Austin, TX"],"affiliations":[{"raw_affiliation_string":"AMD Corporation, Austin, TX","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5000162084"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62238993,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6518359184265137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5662539601325989},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5278651118278503},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5202564001083374},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5198243856430054},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4839968681335449},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.43280211091041565},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.42972850799560547},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4227154850959778},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4194354712963104},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3852958679199219},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32423874735832214},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32137370109558105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30990126729011536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29151928424835205},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.2592824101448059},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11808302998542786},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11513307690620422}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6518359184265137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5662539601325989},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5278651118278503},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5202564001083374},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5198243856430054},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4839968681335449},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.43280211091041565},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.42972850799560547},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4227154850959778},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4194354712963104},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3852958679199219},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32423874735832214},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32137370109558105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30990126729011536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29151928424835205},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.2592824101448059},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11808302998542786},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11513307690620422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1284480.1284486","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1284480.1284486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual conference on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2075172982","https://openalex.org/W3013845316","https://openalex.org/W2783501501","https://openalex.org/W2001738463","https://openalex.org/W2282162811","https://openalex.org/W2112183879","https://openalex.org/W2185135835","https://openalex.org/W2083171629","https://openalex.org/W2532126347","https://openalex.org/W3140192626"],"abstract_inverted_index":{"Power":[0],"has":[1],"become":[2],"one":[3],"of":[4,9,26,39,58,86,124,140,156,163,173,185,190,197,220,237],"the":[5,19,36,40,43,46,56,69,83,96,121,131,137,146,194,198,218,228,235,238],"most":[6],"important":[7],"paradigms":[8],"design":[10,61,67,111,122,148,223,244],"convergence":[11],"for":[12,42,65,150,160,225,241,245],"future":[13],"microprocessor":[14],"and":[15,21,63,98,109,113,143,176,183,193,247],"ASIC/SOC":[16],"designs":[17,103],"in":[18,95,130,227],"65nm":[20,97,133,230],"smaller":[22,99],"geometries.":[23,100,134],"The":[24],"amount":[25,189],"logic":[27],"that":[28,45,126],"goes":[29],"on":[30,129,145,217],"a":[31,214],"SOC":[32],"is":[33,120],"determined":[34],"by":[35,93,107,170,181],"power":[37,60,112,142,222,243],"envelope":[38],"part":[41,47],"applications":[44,164],"would":[48],"support.":[49],"In":[50,207],"this":[51,209],"tutorial":[52,210],"I":[53],"am":[54],"presenting":[55],"importance":[57,219],"low":[59,89,151,221],"techniques":[62,179,240],"methodologies":[64,224],"microprocessor/SOC":[66,102],"from":[68,200],"high":[70],"level":[71,76,79],"micro":[72],"architectural,":[73],"RTL,":[74],"gate":[75],"to":[77,212],"transistor":[78,147],"design.":[80],"We":[81,135],"cover":[82,136],"conflicting":[84],"goals":[85],"performance":[87],"vs":[88],"power,":[90],"routinely":[91],"faced":[92],"designers":[94],"Embedded":[101],"are":[104],"particularly":[105],"dictated":[106],"standby":[108],"max/thermal":[110],"battery":[114],"life":[115],"constraints.":[116],"Performance/watt":[117],"or":[118],"MIPS/watt":[119],"metric":[123],"today":[125],"we":[127],"focus":[128],"sub":[132,229],"main":[138],"components":[139],"leakage":[141],"elaborate":[144],"characteristics":[149],"power.":[152],"A":[153],"short":[154,208],"discussion":[155],"different":[157],"process":[158],"variants":[159],"various":[161],"types":[162],"will":[165,204],"also":[166,233],"be":[167,205],"discussed":[168],"followed":[169],"an":[171],"introduction":[172],"shadow":[174],"latches":[175],"state":[177,191,236],"retention":[178],"used":[180],"microprocessors":[182],"DSPs":[184],"today.":[186],"Tradeoff":[187],"between":[188],"retained":[192],"exit":[195],"latency":[196],"processor":[199],"deep":[201],"sleep/standby":[202],"states":[203],"discussed.":[206],"attempts":[211],"provide":[213],"broad":[215],"overview":[216],"SOC/ASICs":[226],"era.":[231],"It":[232],"discusses":[234],"art":[239],"lower":[242],"wireless":[246],"mobile":[248],"applications.":[249]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}