{"id":"https://openalex.org/W2077657945","doi":"https://doi.org/10.1145/1283780.1283865","title":"Slope interconnect effort","display_name":"Slope interconnect effort","publication_year":2007,"publication_date":"2007-08-27","ids":{"openalex":"https://openalex.org/W2077657945","doi":"https://doi.org/10.1145/1283780.1283865","mag":"2077657945"},"language":"en","primary_location":{"id":"doi:10.1145/1283780.1283865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082637055","display_name":"Myeong-Eun Hwang","orcid":"https://orcid.org/0000-0002-4255-0014"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Myeong-Eun Hwang","raw_affiliation_strings":["Purdue Univ","Purdue University West Lafayette IN USA"],"affiliations":[{"raw_affiliation_string":"Purdue Univ","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University West Lafayette IN USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037010076","display_name":"Seong\u2010Ook Jung","orcid":"https://orcid.org/0000-0003-0757-2581"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["Yonsei Univ","Yonsei University Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei Univ","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Yonsei University Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue Univ","Purdue University West Lafayette IN USA"],"affiliations":[{"raw_affiliation_string":"Purdue Univ","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University West Lafayette IN USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082637055"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65150152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"387","last_page":"390"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8205862045288086},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7190169095993042},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6180782914161682},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6098620891571045},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5804263353347778},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5743630528450012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5268192291259766},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46513646841049194},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.45790529251098633},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4377913475036621},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.30852359533309937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2765951156616211},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22403573989868164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21093562245368958},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17387863993644714}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8205862045288086},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7190169095993042},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6180782914161682},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6098620891571045},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5804263353347778},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5743630528450012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5268192291259766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46513646841049194},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.45790529251098633},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4377913475036621},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.30852359533309937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2765951156616211},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22403573989868164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21093562245368958},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17387863993644714},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1283780.1283865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1864638550","https://openalex.org/W1984588379","https://openalex.org/W2100272847","https://openalex.org/W2105058845","https://openalex.org/W2108923470","https://openalex.org/W2114505736","https://openalex.org/W2118396866","https://openalex.org/W2134838288","https://openalex.org/W2142896025"],"related_works":["https://openalex.org/W2053732522","https://openalex.org/W2534814983","https://openalex.org/W2111776310","https://openalex.org/W2348739446","https://openalex.org/W4310584302","https://openalex.org/W2247664261","https://openalex.org/W1549234315","https://openalex.org/W4243832265","https://openalex.org/W2157926305","https://openalex.org/W1986914234"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,7,36,56,75],"circuit":[3,88],"delay":[4,44,89],"framework":[5,54],"in":[6,19,70],"closed":[8],"form":[9],"that":[10,48,73],"accounts":[11],"for":[12,43,49,74],"the":[13,83,87,94],"dynamic":[14],"behavior":[15],"of":[16,58,61,78,97],"signal":[17,37],"slope":[18,38],"subthreshold":[20],"(VDD":[21,28],"<":[22],"VT)":[23,30],"as":[24,26],"well":[25],"superthreshold":[27],">":[29],"regions.":[31],"The":[32],"proposed":[33,84],"model":[34,85],"converts":[35],"into":[39],"its":[40],"effective":[41],"fanout":[42],"estimation.":[45],"Simulations":[46],"show":[47,72],"ISCAS":[50],"benchmark":[51],"circuits,":[52],"our":[53],"exhibits":[55],"speedup":[57],"three":[59],"orders":[60],"magnitude":[62],"over":[63],"HSPICE":[64],"with":[65,90,103],"5%":[66],"error.":[67],"Measured":[68],"results":[69],"65nm":[71],"wide":[76],"range":[77],"interconnect":[79],"lengths":[80],"and":[81,102],"geometries,":[82],"predicts":[86],"5.7%":[91],"error":[92,105],"at":[93,106],"supply":[95],"voltage":[96],"VDD":[98,107],"=":[99,108],"1.2V":[100],",":[101],"4.5%":[104],"0.4V":[109],".":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}