{"id":"https://openalex.org/W2112776829","doi":"https://doi.org/10.1145/1283780.1283818","title":"A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM","display_name":"A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM","publication_year":2007,"publication_date":"2007-08-27","ids":{"openalex":"https://openalex.org/W2112776829","doi":"https://doi.org/10.1145/1283780.1283818","mag":"2112776829"},"language":"en","primary_location":{"id":"doi:10.1145/1283780.1283818","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Purdue University","School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005415797","display_name":"Keejong Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keejong Kim","raw_affiliation_strings":["Purdue University","School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University","School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003048953"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":4.3057,"has_fulltext":false,"cited_by_count":79,"citation_normalized_percentile":{"value":0.9419035,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9489928483963013},{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.8565922975540161},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6075028777122498},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6041767597198486},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.564870297908783},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5379446744918823},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.501631498336792},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4578808844089508},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4374876320362091},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43366336822509766},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43023619055747986},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4292714297771454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42035651206970215},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4139108657836914},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4135569632053375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3734287619590759},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32310575246810913},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31390780210494995},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3006553649902344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21388712525367737},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.15274041891098022},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1237911581993103},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08169969916343689}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9489928483963013},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.8565922975540161},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6075028777122498},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6041767597198486},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.564870297908783},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5379446744918823},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.501631498336792},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4578808844089508},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4374876320362091},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43366336822509766},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43023619055747986},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4292714297771454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42035651206970215},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4139108657836914},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4135569632053375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3734287619590759},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32310575246810913},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31390780210494995},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3006553649902344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21388712525367737},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.15274041891098022},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1237911581993103},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08169969916343689},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1283780.1283818","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1496316476","https://openalex.org/W1591251167","https://openalex.org/W1753784006","https://openalex.org/W2002038549","https://openalex.org/W2002612140","https://openalex.org/W2078755136","https://openalex.org/W2088072859","https://openalex.org/W2097825079","https://openalex.org/W2108880814","https://openalex.org/W2109458212","https://openalex.org/W2131833150","https://openalex.org/W2132621842","https://openalex.org/W2143061558","https://openalex.org/W2145536841","https://openalex.org/W2155153274","https://openalex.org/W2157024459","https://openalex.org/W2168101540","https://openalex.org/W2168411613","https://openalex.org/W6629661418","https://openalex.org/W6637817741"],"related_works":["https://openalex.org/W2241423040","https://openalex.org/W2127459580","https://openalex.org/W2012956581","https://openalex.org/W2547324727","https://openalex.org/W1494152240","https://openalex.org/W2066774071","https://openalex.org/W2133555155","https://openalex.org/W2540793977","https://openalex.org/W2112776829","https://openalex.org/W2122895920"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,96,128],"novel":[3],"Schmitt":[4,24,47],"Trigger":[5],"(ST)":[6],"based":[7,26,49],"fully":[8,69],"differential":[9,70],"10":[10],"transistor":[11],"SRAM":[12,134],"(Static":[13],"Random":[14],"Access":[15],"Memory)":[16],"bitcell":[17,27,93,124,139],"suitable":[18],"for":[19],"sub-threshold":[20],"operation.":[21],"The":[22,45],"proposed":[23,91,122,137],"trigger":[25,48],"achieves":[28],"1.56X":[29],"higher":[30],"read":[31],"static":[32],"noise":[33],"margin":[34],"(SNM)":[35],"(VDD":[36],"=":[37],"400mV)":[38],"compared":[39,111],"to":[40,112],"the":[41,64,81,90,113,121,136],"conventional":[42,114],"6T":[43,83,115],"cell.":[44,116],"robust":[46],"memory":[50,92,123,138],"cell":[51],"exhibits":[52],"built":[53],"in":[54,103,108,144],"process":[55,65],"variation":[56],"tolerance":[57],"that":[58,120],"gives":[59],"tight":[60],"SNM":[61],"distribution":[62],"across":[63],"corners.":[66],"It":[67],"utilizes":[68],"operation":[71],"and":[72,87,105],"hence":[73],"does":[74],"not":[75],"require":[76],"any":[77],"architectural":[78],"changes":[79],"from":[80],"present":[82],"architecture.":[84],"At":[85],"iso-area":[86],"iso-read-failure":[88],"probability":[89],"operates":[94],"at":[95,127,142],"lower":[97],"(175mV)":[98],"VDD":[99],"with":[100,135],"18%":[101],"reduction":[102,107],"leakage":[104],"50%":[106],"read/write":[109],"power":[110],"Simulation":[117],"results":[118],"show":[119],"retains":[125],"data":[126],"supply":[129],"voltage":[130],"of":[131],"150mV.":[132],"Functional":[133],"is":[140],"demonstrated":[141],"160mV":[143],"0.13\u03bcm":[145],"CMOS":[146],"technology.":[147]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":9}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}