{"id":"https://openalex.org/W2138777513","doi":"https://doi.org/10.1145/1283780.1283796","title":"A robust edge encoding technique for energy-efficient multi-cycle interconnect","display_name":"A robust edge encoding technique for energy-efficient multi-cycle interconnect","publication_year":2007,"publication_date":"2007-08-27","ids":{"openalex":"https://openalex.org/W2138777513","doi":"https://doi.org/10.1145/1283780.1283796","mag":"2138777513"},"language":"en","primary_location":{"id":"doi:10.1145/1283780.1283796","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007690955","display_name":"Jae-sun Seo","orcid":"https://orcid.org/0000-0002-4551-7789"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jae-sun Seo","raw_affiliation_strings":["University of Michigan","[Dept. of EECS, Univ. of Michigan, Ann Arbor, MI, USA]"],"affiliations":[{"raw_affiliation_string":"University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Dept. of EECS, Univ. of Michigan, Ann Arbor, MI, USA]","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000767141","display_name":"Dennis Sylvester","orcid":"https://orcid.org/0000-0003-2598-0458"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Sylvester","raw_affiliation_strings":["University of Michigan","[Dept. of EECS, Univ. of Michigan, Ann Arbor, MI, USA]"],"affiliations":[{"raw_affiliation_string":"University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Dept. of EECS, Univ. of Michigan, Ann Arbor, MI, USA]","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026311377","display_name":"David Blaauw","orcid":"https://orcid.org/0000-0001-6744-7075"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Blaauw","raw_affiliation_strings":["University of Michigan","[Dept. of EECS, Univ. of Michigan, Ann Arbor, MI, USA]"],"affiliations":[{"raw_affiliation_string":"University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Dept. of EECS, Univ. of Michigan, Ann Arbor, MI, USA]","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Intel Corporation","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Corporation","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5007690955"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.67098317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.7234789133071899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6125509738922119},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5829687118530273},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.562720775604248},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5593833327293396},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5356888771057129},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5148965120315552},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5051820874214172},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4941292107105255},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4827693998813629},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4753955602645874},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.45805609226226807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4446665048599243},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3446454405784607},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22394436597824097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20530444383621216},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0975792407989502},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0671568214893341},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.062177300453186035}],"concepts":[{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.7234789133071899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6125509738922119},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5829687118530273},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.562720775604248},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5593833327293396},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5356888771057129},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5148965120315552},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5051820874214172},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4941292107105255},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4827693998813629},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4753955602645874},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.45805609226226807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4446665048599243},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3446454405784607},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22394436597824097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20530444383621216},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0975792407989502},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0671568214893341},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.062177300453186035},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1283780.1283796","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1508339429","https://openalex.org/W1526219140","https://openalex.org/W1926483403","https://openalex.org/W1980874622","https://openalex.org/W2003286076","https://openalex.org/W2043630110","https://openalex.org/W2096707856","https://openalex.org/W2102492254","https://openalex.org/W2103038821","https://openalex.org/W2107614318","https://openalex.org/W2113222277","https://openalex.org/W2113291122","https://openalex.org/W2127341531","https://openalex.org/W2127639550","https://openalex.org/W2130315896","https://openalex.org/W2137616964","https://openalex.org/W2144493049","https://openalex.org/W2156838846","https://openalex.org/W2162523242","https://openalex.org/W6640096964"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2347585086","https://openalex.org/W1527953837","https://openalex.org/W2042100038","https://openalex.org/W2766970861","https://openalex.org/W4242813950","https://openalex.org/W1991973217","https://openalex.org/W2084737927","https://openalex.org/W2157788653"],"abstract_inverted_index":{"In":[0,34],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,35],"new":[6],"edge":[7],"encoding":[8],"technique":[9,63],"to":[10,44,58,82,86],"reduce":[11],"the":[12,27,40,73],"energy":[13,22,46,66],"consumption":[14,67],"in":[15],"multi-cycle":[16],"interconnects.":[17],"Both":[18],"average":[19],"and":[20,31],"worst-case":[21],"are":[23,80],"reduced":[24],"by":[25,68],"desynchronizing":[26],"edges":[28],"of":[29,75],"rising":[30],"falling":[32],"transitions.":[33],"1.2V":[36],"65nm":[37],"CMOS":[38],"technology,":[39],"approach":[41],"achieves":[42],"up":[43],"31%":[45],"reduction":[47],"with":[48,70],"no":[49],"latency":[50],"overhead":[51],"over":[52],"optimally":[53],"designed":[54],"conventional":[55],"busses":[56],"due":[57],"coupling":[59],"capacitance":[60],"reductions.":[61],"The":[62],"further":[64],"reduces":[65],"38%":[69],"iso-throughput":[71],"at":[72],"expense":[74],"one-cycle":[76],"latency.":[77],"Energy":[78],"savings":[79],"shown":[81],"be":[83],"more":[84],"robust":[85],"process":[87],"variations":[88],"than":[89],"previous":[90],"techniques.":[91]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}