{"id":"https://openalex.org/W2170509664","doi":"https://doi.org/10.1145/1283780.1283792","title":"Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors","display_name":"Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors","publication_year":2007,"publication_date":"2007-08-27","ids":{"openalex":"https://openalex.org/W2170509664","doi":"https://doi.org/10.1145/1283780.1283792","mag":"2170509664"},"language":"en","primary_location":{"id":"doi:10.1145/1283780.1283792","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Keith A. Bowman","raw_affiliation_strings":["Intel"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072086494","display_name":"Alaa R. Alameldeen","orcid":"https://orcid.org/0000-0002-9064-4621"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alaa R. Alameldeen","raw_affiliation_strings":["Intel"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069298429","display_name":"Srikanth T. Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Srikanth T. Srinivasan","raw_affiliation_strings":["Intel"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044002903","display_name":"Chris Wilkerson","orcid":"https://orcid.org/0009-0008-8657-2478"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chris B. Wilkerson","raw_affiliation_strings":["Intel"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014850579"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":9.3339,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.9823696,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"50","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.713100790977478},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7119396924972534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6664130091667175},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.6071892380714417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5359642505645752},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4777331054210663},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4410630464553833},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13932329416275024},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12300810217857361},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08099913597106934}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.713100790977478},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7119396924972534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6664130091667175},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.6071892380714417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5359642505645752},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4777331054210663},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4410630464553833},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13932329416275024},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12300810217857361},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08099913597106934},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1283780.1283792","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1485955567","https://openalex.org/W1541741077","https://openalex.org/W1550639219","https://openalex.org/W1846979026","https://openalex.org/W1862469596","https://openalex.org/W1978154694","https://openalex.org/W2020374794","https://openalex.org/W2033443176","https://openalex.org/W2073617099","https://openalex.org/W2096968694","https://openalex.org/W2097117297","https://openalex.org/W2099320289","https://openalex.org/W2117648153","https://openalex.org/W2131581217","https://openalex.org/W2150526221","https://openalex.org/W2164120740","https://openalex.org/W2270321607","https://openalex.org/W2465756754","https://openalex.org/W2543907405","https://openalex.org/W4242819225","https://openalex.org/W6628916276","https://openalex.org/W6637229500","https://openalex.org/W6638859469","https://openalex.org/W6644613506","https://openalex.org/W6668584391"],"related_works":["https://openalex.org/W2142016460","https://openalex.org/W2151223307","https://openalex.org/W3041000698","https://openalex.org/W2406856881","https://openalex.org/W2085485158","https://openalex.org/W2276000909","https://openalex.org/W1964594690","https://openalex.org/W2543559046","https://openalex.org/W2022939529","https://openalex.org/W2182270028"],"abstract_inverted_index":{"A":[0],"statistical":[1,53],"performance":[2],"simulator":[3,36],"is":[4],"developed":[5],"to":[6,108,149],"explore":[7],"the":[8,19,45,58,109,159,169,189,202],"impact":[9,111],"of":[10,21,48,60,112,137,142,197],"die-to-die":[11],"(D2D)":[12],"and":[13,26,62,95,115,126,139,154,173,194],"within-die":[14],"(WID)":[15],"parameter":[16,64],"variations":[17,65],"on":[18,66,89,117,162,182,188],"distributions":[20],"maximum":[22],"clock":[23],"frequency":[24],"(FMAX)":[25],"throughput":[27,41,160,170,195],"for":[28,84,144],"multi-core":[29,49,85,125,165,184],"processors":[30,86,98,106,128],"in":[31,164],"a":[32,38,52,71,130,183],"future":[33],"22nm":[34],"technology.allThe":[35],"integrates":[37],"compact":[39],"analytical":[40],"model,":[42],"which":[43],"captures":[44],"key":[46],"dependencies":[47],"processors,":[50,151,166],"into":[51],"simulation":[54],"framework":[55],"that":[56],"models":[57],"effects":[59],"D2D":[61],"WID":[63],"critical":[67],"path":[68],"delays":[69],"across":[70],"die.":[72],"The":[73],"salient":[74],"contributions":[75],"from":[76,201],"this":[77],"paper":[78],"are:":[79],"(1)":[80],"Product-level":[81],"variation":[82,102],"analysis":[83],"must":[87],"focus":[88],"throughput,":[90],"rather":[91],"than":[92,104],"just":[93],"FMAX,":[94],"(2)":[96],"Multi-core":[97],"are":[99,199],"inherently":[100],"more":[101],"tolerant":[103],"single-core":[105,127,150],"due":[107],"larger":[110],"memory":[113,152],"latency":[114,153],"bandwidth":[116,155],"overall":[118],"throughput.":[119],"To":[120],"elucidate":[121],"these":[122],"two":[123],"points,":[124],"have":[129],"similar":[131],"chip-level":[132],"FMAX":[133,163,193],"distribution":[134],"(mean":[135],"degradation":[136,172],"9%":[138],"standard":[140,174],"deviation":[141,175],"5%)":[143],"multi-threaded":[145],"applications.":[146],"In":[147],"contrast":[148],"constraints":[156],"significantly":[157],"limit":[158],"dependency":[161],"thus":[167],"reducing":[168],"mean":[171,192],"by":[176],"50%.":[177],"Since":[178],"single-threaded":[179],"applications":[180],"running":[181],"processor":[185],"can":[186],"execute":[187],"fastest":[190],"core,":[191],"gains":[196],"4%":[198],"achieved":[200],"nominal":[203],"design":[204],"target.":[205]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}