{"id":"https://openalex.org/W2100552415","doi":"https://doi.org/10.1145/1283780.1283791","title":"Evaluating design tradeoffs in on-chip power management for CMPs","display_name":"Evaluating design tradeoffs in on-chip power management for CMPs","publication_year":2007,"publication_date":"2007-08-27","ids":{"openalex":"https://openalex.org/W2100552415","doi":"https://doi.org/10.1145/1283780.1283791","mag":"2100552415"},"language":"en","primary_location":{"id":"doi:10.1145/1283780.1283791","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034403616","display_name":"Joseph Sharkey","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210097321","display_name":"Assured Information Security (United States)","ror":"https://ror.org/00w5xhg82","country_code":"US","type":"company","lineage":["https://openalex.org/I4210097321"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Sharkey","raw_affiliation_strings":["Assured Information Security: Inc","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Assured Information Security: Inc","institution_ids":["https://openalex.org/I4210097321"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044824009","display_name":"Alper Buyuktosunoglu","orcid":"https://orcid.org/0000-0002-5341-8916"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alper Buyuktosunoglu","raw_affiliation_strings":["IBM TJ Watson Research Center","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM TJ Watson Research Center","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009866527","display_name":"Pradip Bose","orcid":"https://orcid.org/0000-0002-1380-5671"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pradip Bose","raw_affiliation_strings":["IBM TJ Watson Research Center","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM TJ Watson Research Center","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.8431137204170227},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6711475253105164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.618690013885498},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6167654395103455},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6107262372970581},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5945310592651367},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5658800601959229},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.560279905796051},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5083081126213074},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.49337831139564514},{"id":"https://openalex.org/keywords/power-management-system","display_name":"Power management system","score":0.47508755326271057},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.45041438937187195},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4340030252933502},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4238315224647522},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32633015513420105},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2448437213897705},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1532270312309265},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.11194068193435669},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10940498113632202},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10492148995399475}],"concepts":[{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.8431137204170227},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6711475253105164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.618690013885498},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6167654395103455},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6107262372970581},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5945310592651367},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5658800601959229},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.560279905796051},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5083081126213074},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.49337831139564514},{"id":"https://openalex.org/C2778363213","wikidata":"https://www.wikidata.org/wiki/Q16938469","display_name":"Power management system","level":4,"score":0.47508755326271057},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.45041438937187195},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4340030252933502},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4238315224647522},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32633015513420105},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2448437213897705},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1532270312309265},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.11194068193435669},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10940498113632202},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10492148995399475},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1283780.1283791","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1283780.1283791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1571008568","https://openalex.org/W1598283091","https://openalex.org/W2013129990","https://openalex.org/W2022740893","https://openalex.org/W2026585238","https://openalex.org/W2095942479","https://openalex.org/W2101181484","https://openalex.org/W2101360724","https://openalex.org/W2105834362","https://openalex.org/W2116460500","https://openalex.org/W2116785402","https://openalex.org/W2117299787","https://openalex.org/W2121015380","https://openalex.org/W2127365353","https://openalex.org/W2128650116","https://openalex.org/W2132484797","https://openalex.org/W2145021036","https://openalex.org/W2148954445","https://openalex.org/W2165160270","https://openalex.org/W2170653240","https://openalex.org/W2329043589","https://openalex.org/W3148862943","https://openalex.org/W4236062646"],"related_works":["https://openalex.org/W2136259296","https://openalex.org/W2348831282","https://openalex.org/W57686195","https://openalex.org/W1592425887","https://openalex.org/W4378175625","https://openalex.org/W1921751656","https://openalex.org/W2124872750","https://openalex.org/W2115969787","https://openalex.org/W2121772322","https://openalex.org/W2207750882"],"abstract_inverted_index":{"In":[0,26],"light":[1],"of":[2],"the":[3,31],"recent":[4],"shift":[5],"towards":[6],"multi-core":[7],"processor":[8],"designs,":[9],"dynamic":[10],"power-management":[11],"techniques":[12],"that":[13,46,53,61,71,83],"were":[14],"designed":[15],"for":[16,87,95],"single-core":[17],"microprocessors":[18],"must":[19],"be":[20],"augmented":[21],"with":[22,34],"larger":[23],"chip-level":[24],"control.":[25],"this":[27],"paper,":[28],"we":[29],"explore":[30],"design-tradeoffs":[32],"associated":[33],"CMP":[35,88,97],"power":[36,48,56,63,89],"management":[37,49,64,90],"solutions":[38,50,52,86],"in":[39],"a":[40],"full-system":[41],"simulation":[42],"environment.":[43],"We":[44,58],"show":[45,60],"global":[47,62],"outperform":[51],"locally":[54],"manage":[55],"per-core.":[57],"then":[59],"is":[65],"most":[66],"effective":[67],"at":[68],"finer":[69],"granularities":[70],"allow":[72],"it":[73],"to":[74,76],"adapt":[75],"changing":[77],"workload":[78],"behavior":[79],"and":[80],"thus":[81],"conclude":[82],"on-chip":[84],"hardware":[85],"are":[91],"an":[92],"important":[93],"consideration":[94],"future":[96],"microprocessors.":[98]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":10}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}