{"id":"https://openalex.org/W2120532032","doi":"https://doi.org/10.1145/1278480.1278633","title":"An integer linear programming based routing algorithm for flip-chip design","display_name":"An integer linear programming based routing algorithm for flip-chip design","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2120532032","doi":"https://doi.org/10.1145/1278480.1278633","mag":"2120532032"},"language":"en","primary_location":{"id":"doi:10.1145/1278480.1278633","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278480.1278633","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"Proceedings - ACM IEEE Design Automation Conference","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th annual conference on Design automation - DAC '07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079362458","display_name":"Jiawei Fang","orcid":"https://orcid.org/0009-0003-5614-3000"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Wei Fang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102088315","display_name":"Chin-Hsiung Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Hsiung Hsu","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.9804,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.98083158,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"606","last_page":"606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.6409043073654175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.613443911075592},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5881048440933228},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5749504566192627},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5394924283027649},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5198065042495728},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5123497247695923},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4848438501358032},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4587628245353699},{"id":"https://openalex.org/keywords/destination-sequenced-distance-vector-routing","display_name":"Destination-Sequenced Distance Vector routing","score":0.43479663133621216},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.41990533471107483},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.404541015625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3788852095603943},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.320384681224823},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1894986927509308},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16698303818702698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14997264742851257},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.14149591326713562}],"concepts":[{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.6409043073654175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.613443911075592},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5881048440933228},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5749504566192627},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5394924283027649},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5198065042495728},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5123497247695923},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4848438501358032},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4587628245353699},{"id":"https://openalex.org/C29436982","wikidata":"https://www.wikidata.org/wiki/Q3700557","display_name":"Destination-Sequenced Distance Vector routing","level":5,"score":0.43479663133621216},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41990533471107483},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.404541015625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3788852095603943},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.320384681224823},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1894986927509308},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16698303818702698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14997264742851257},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.14149591326713562}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1278480.1278633","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278480.1278633","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"Proceedings - ACM IEEE Design Automation Conference","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th annual conference on Design automation - DAC '07","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1990714785","https://openalex.org/W2011039300","https://openalex.org/W2033614948","https://openalex.org/W2041569531","https://openalex.org/W2111991792","https://openalex.org/W2116214587","https://openalex.org/W2124101942","https://openalex.org/W2141270153","https://openalex.org/W2145374250","https://openalex.org/W2147329645","https://openalex.org/W2147776496","https://openalex.org/W2161474076","https://openalex.org/W2170086061","https://openalex.org/W3139912809","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W3127002380","https://openalex.org/W2068473861","https://openalex.org/W757657516","https://openalex.org/W2351878639","https://openalex.org/W2539097916","https://openalex.org/W2148093630","https://openalex.org/W2136173851","https://openalex.org/W2607223747","https://openalex.org/W2361465121"],"abstract_inverted_index":{"The":[0,126],"flip-chip":[1,33],"package":[2],"provides":[3],"a":[4,37,69,94,122],"high":[5],"chip-density":[6],"solution":[7,62,104,175],"to":[8,58,88,133],"the":[9,23,28,31,64,103,112,135,154],"demand":[10],"for":[11,30,63,97],"more":[12],"I/O":[13],"pads":[14,41],"of":[15,72,102],"VLSI":[16],"designs.":[17],"In":[18,79],"this":[19],"paper,":[20],"we":[21],"present":[22],"first":[24,83],"routing":[25,34,74,128,132],"algorithm":[26,48],"in":[27,172],"literature":[29],"pre-assignment":[32],"problem":[35],"with":[36],"pre-defined":[38],"netlist":[39],"among":[40],"and":[42,44,56,92,153,158],"wire-width":[43],"signal-skew":[45,161],"considerations.":[46],"Our":[47],"is":[49],"based":[50,139],"on":[51,119,140],"integer":[52],"linear":[53],"programming":[54],"(ILP)":[55],"guarantees":[57],"find":[59],"an":[60],"optimal":[61,155],"addressed":[65],"problem.":[66],"It":[67],"adopts":[68],"two-stage":[70],"technique":[71],"global":[73,80],"followed":[75],"by":[76,116],"detailed":[77,127],"routing.":[78,136],"routing,":[81],"it":[82],"uses":[84],"two":[85],"reduction":[86,107,124],"techniques":[87,108],"prune":[89,111],"redundant":[90],"solutions":[91],"create":[93],"global-routing":[95,156],"path":[96],"each":[98],"net.":[99],"Without":[100],"loss":[101],"optimality,":[105],"our":[106,147],"can":[109,149],"further":[110],"ILP":[113],"variables":[114],"(constraints)":[115],"85.5%":[117],"(98.0%)":[118],"average":[120],"over":[121],"recent":[123,168],"technique.":[125],"applies":[129],"X-based":[130],"grid-less":[131],"complete":[134],"Experimental":[137],"results":[138,171],"five":[141],"real":[142],"industry":[143],"designs":[144],"show":[145],"that":[146],"router":[148],"achieve":[150],"100%":[151],"routability":[152],"wirelength":[157],"satisfy":[159],"all":[160],"constraints,":[162],"under":[163],"reasonable":[164],"CPU":[165],"times,":[166],"while":[167],"related":[169],"work":[170],"much":[173],"inferior":[174],"quality.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}