{"id":"https://openalex.org/W2126705550","doi":"https://doi.org/10.1145/1278480.1278528","title":"Design for verification in system-level models and RTL","display_name":"Design for verification in system-level models and RTL","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2126705550","doi":"https://doi.org/10.1145/1278480.1278528","mag":"2126705550"},"language":"en","primary_location":{"id":"doi:10.1145/1278480.1278528","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278480.1278528","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"Proceedings - ACM IEEE Design Automation Conference","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th annual conference on Design automation - DAC '07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017531647","display_name":"Anmol Mathur","orcid":"https://orcid.org/0000-0002-1704-462X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Anmol Mathur","raw_affiliation_strings":["Calypto Design Systems, Inc"],"affiliations":[{"raw_affiliation_string":"Calypto Design Systems, Inc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113685480","display_name":"Venkat Raghavan Krishnaswamy","orcid":"https://orcid.org/0000-0002-9951-3740"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Venkat Krishnaswamy","raw_affiliation_strings":["Calypto Design Systems, Inc"],"affiliations":[{"raw_affiliation_string":"Calypto Design Systems, Inc","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5017531647"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8215,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85740057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7573971748352051},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5715963840484619},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5447578430175781},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5044690370559692},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48921871185302734},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4672562777996063},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.44847604632377625},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.44829678535461426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4375157952308655},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4152058959007263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40570831298828125},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.288049578666687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7573971748352051},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5715963840484619},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5447578430175781},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5044690370559692},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48921871185302734},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4672562777996063},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.44847604632377625},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.44829678535461426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4375157952308655},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4152058959007263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40570831298828125},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.288049578666687},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1278480.1278528","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278480.1278528","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"Proceedings - ACM IEEE Design Automation Conference","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th annual conference on Design automation - DAC '07","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1523956936","https://openalex.org/W1536710422","https://openalex.org/W2144495128"],"related_works":["https://openalex.org/W2106507440","https://openalex.org/W2162615969","https://openalex.org/W3023586562","https://openalex.org/W1574742821","https://openalex.org/W2096723742","https://openalex.org/W2105593427","https://openalex.org/W1928822090","https://openalex.org/W2135756607","https://openalex.org/W4255789569","https://openalex.org/W2379784933"],"abstract_inverted_index":{"It":[0,27],"has":[1],"long":[2],"been":[3],"the":[4,22,30,34,54,85,105],"practice":[5],"to":[6,50,80],"create":[7],"models":[8,42,110],"in":[9,21],"C":[10,41],"or":[11],"C++":[12],"for":[13,44,74,82,88,122],"architectural":[14],"studies,":[15],"software":[16],"prototyping":[17],"and":[18,59,77,111,118],"RTL":[19,78,89,112],"verification":[20,90],"design":[23,38,79],"of":[24,36,56,62,107],"Systems-on-Chip":[25],"(SoC).":[26],"is":[28],"often":[29],"case":[31],"that":[32],"by":[33],"end":[35],"a":[37,115],"project,":[39],"multiple":[40],"exist":[43],"different":[45],"uses.":[46],"Clearly,":[47],"this":[48,68],"leads":[49],"wasted":[51],"effort":[52],"on":[53],"part":[55],"model":[57,87],"developers,":[58],"creates":[60],"risk":[61],"functional":[63,116],"divergence":[64],"across":[65],"models.":[66],"In":[67],"paper":[69,103],"we":[70],"present":[71],"some":[72,120],"guidelines":[73],"system-level":[75,86,109],"modeling":[76],"allow":[81],"efficiently":[83],"leveraging":[84],"via":[91,98],"simulation":[92],"based":[93],"techniques,":[94],"as":[95,97],"well":[96],"sequential":[99],"equivalence":[100],"checking.":[101],"The":[102],"presents":[104,119],"challenges":[106],"keeping":[108],"synchronized":[113],"from":[114],"perspective":[117],"techniques":[121],"overcoming":[123],"these":[124],"challenges.":[125]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}