{"id":"https://openalex.org/W2131533117","doi":"https://doi.org/10.1145/1278480.1278506","title":"Skewed flip-flop transformation for minimizing leakage in sequential circuits","display_name":"Skewed flip-flop transformation for minimizing leakage in sequential circuits","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2131533117","doi":"https://doi.org/10.1145/1278480.1278506","mag":"2131533117"},"language":"en","primary_location":{"id":"doi:10.1145/1278480.1278506","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278480.1278506","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"Proceedings - ACM IEEE Design Automation Conference","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th annual conference on Design automation - DAC '07","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039958474","display_name":"Jun Seomun","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun Seomun","raw_affiliation_strings":["KAIST , Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST , Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100368590","display_name":"Jae\u2010Hyun Kim","orcid":"https://orcid.org/0000-0001-7469-9043"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehyun Kim","raw_affiliation_strings":["KAIST , Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST , Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST , Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST , Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0777,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80106978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8194633722305298},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.8155686855316162},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7364909052848816},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6963157653808594},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6404950618743896},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5887494087219238},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5296090841293335},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5058341026306152},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5034062266349792},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38886505365371704},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3879550099372864},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3048781752586365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19149917364120483},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18518909811973572},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.18276184797286987},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06744349002838135}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8194633722305298},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.8155686855316162},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7364909052848816},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6963157653808594},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6404950618743896},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5887494087219238},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5296090841293335},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5058341026306152},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5034062266349792},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38886505365371704},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3879550099372864},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3048781752586365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19149917364120483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18518909811973572},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.18276184797286987},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06744349002838135},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1278480.1278506","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278480.1278506","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"Proceedings - ACM IEEE Design Automation Conference","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th annual conference on Design automation - DAC '07","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W1511688816","https://openalex.org/W2026078757","https://openalex.org/W2042352336","https://openalex.org/W2106157873","https://openalex.org/W2108880814","https://openalex.org/W2167566128","https://openalex.org/W2169033838"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2733322820","https://openalex.org/W2482318635","https://openalex.org/W2020161494","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294"],"abstract_inverted_index":{"Mixed":[0],"Vt":[1,114,130],"has":[2],"been":[3],"widely":[4],"used":[5],"to":[6,125],"control":[7],"leakage":[8,68,103,118],"without":[9],"affecting":[10],"circuit":[11],"performance.":[12],"However,":[13],"current":[14],"approaches":[15],"target":[16],"the":[17,32,44,51,74,95,102,105,112,126],"combinational":[18],"circuits":[19],"even":[20],"though":[21],"sequential":[22,91],"elements,":[23],"such":[24,93],"as":[25],"flip-flops,":[26],"contribute":[27],"an":[28,81,116],"appreciable":[29],"proportion":[30],"of":[31,47,50,67,120,128],"total":[33],"leakage.":[34],"A":[35],"skewed":[36,63],"flip-flop":[37],"(SFF)":[38],"is":[39,98,107,122],"obtained":[40],"by":[41],"slightly":[42],"increasing":[43],"gate":[45],"length":[46],"a":[48,54],"subset":[49],"transistors":[52,75],"in":[53,65,90],"conventional":[55,88],"flip-flop.":[56],"The":[57],"resulting":[58],"SFF":[59],"will":[60],"exhibit":[61],"very":[62],"characteristics":[64],"terms":[66],"and":[69],"delay,":[70],"which":[71],"depend":[72],"on":[73],"that":[76,83,94],"are":[77],"replaced.":[78],"We":[79],"present":[80],"algorithm":[82],"selectively":[84],"substitutes":[85],"SFFs":[86],"for":[87],"flip-flops":[89,106],"circuits,":[92],"timing":[96],"constraint":[97],"still":[99],"satisfied":[100],"while":[101],"from":[104],"reduced.":[108],"When":[109],"combined":[110],"with":[111],"mixed":[113,129],"technique,":[115],"average":[117],"saving":[119],"16%":[121],"achieved,":[123],"compared":[124],"use":[127],"alone.":[131]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}