{"id":"https://openalex.org/W2076071620","doi":"https://doi.org/10.1145/1278349.1278361","title":"ILP and heuristic techniques for system-level design on network processor architectures","display_name":"ILP and heuristic techniques for system-level design on network processor architectures","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2076071620","doi":"https://doi.org/10.1145/1278349.1278361","mag":"2076071620"},"language":"en","primary_location":{"id":"doi:10.1145/1278349.1278361","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278349.1278361","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007692845","display_name":"Chris Ostler","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Ostler","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109416106","display_name":"Karam S. Chatha","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karam S. Chatha","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026844545","display_name":"V. Ramamurthi","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijay Ramamurthi","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103551915","display_name":"Krishnan Srinivasan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Krishnan Srinivasan","raw_affiliation_strings":["Sonics, Mountain View, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sonics, Mountain View, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3267,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89118219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"12","issue":"4","first_page":"48","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9123960137367249},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7967308163642883},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.6827046871185303},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.6684684753417969},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6600863337516785},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6322375535964966},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5823739171028137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5338569283485413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5148331522941589},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5013542175292969},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4449700713157654},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36924201250076294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3200942575931549},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18177756667137146},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.12873181700706482},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11829882860183716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9123960137367249},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7967308163642883},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6827046871185303},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.6684684753417969},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6600863337516785},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6322375535964966},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5823739171028137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5338569283485413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5148331522941589},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5013542175292969},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4449700713157654},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36924201250076294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3200942575931549},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18177756667137146},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.12873181700706482},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11829882860183716},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1278349.1278361","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278349.1278361","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W107611607","https://openalex.org/W120460711","https://openalex.org/W174447835","https://openalex.org/W1490660690","https://openalex.org/W1500589160","https://openalex.org/W1526892439","https://openalex.org/W1532854657","https://openalex.org/W1533570576","https://openalex.org/W1542821710","https://openalex.org/W1571097638","https://openalex.org/W1579926450","https://openalex.org/W1585267803","https://openalex.org/W1924996092","https://openalex.org/W1975147763","https://openalex.org/W1977867261","https://openalex.org/W1998055409","https://openalex.org/W2008942845","https://openalex.org/W2089844910","https://openalex.org/W2100925815","https://openalex.org/W2105131265","https://openalex.org/W2113532306","https://openalex.org/W2120236177","https://openalex.org/W2120831055","https://openalex.org/W2127867937","https://openalex.org/W2131065168","https://openalex.org/W2137560895","https://openalex.org/W2156874421","https://openalex.org/W2166185745","https://openalex.org/W2169337705","https://openalex.org/W2486715098","https://openalex.org/W4242457775","https://openalex.org/W4251576834","https://openalex.org/W4253826867","https://openalex.org/W4285719527","https://openalex.org/W4295678738"],"related_works":["https://openalex.org/W272107128","https://openalex.org/W2374902472","https://openalex.org/W4298274492","https://openalex.org/W1610137045","https://openalex.org/W2123485597","https://openalex.org/W1997399539","https://openalex.org/W1966711573","https://openalex.org/W2104543805","https://openalex.org/W2164789075","https://openalex.org/W2529441101"],"abstract_inverted_index":{"Network":[0],"processors":[1],"incorporate":[2,61],"several":[3],"architectural":[4],"features,":[5],"including":[6],"symmetric":[7],"multiprocessing":[8],"(SMP),":[9],"block":[10],"multithreading,":[11],"and":[12,44,50,55,64],"multiple":[13],"memory":[14],"elements,":[15],"to":[16,68],"support":[17],"the":[18,70,73,82,90],"high-performance":[19],"requirements":[20],"of":[21,72],"current":[22],"day":[23],"applications.":[24],"This":[25],"article":[26,76],"presents":[27,77],"automated":[28],"system-level":[29],"design":[30],"techniques":[31,46,60,83],"for":[32,47],"application":[33],"development":[34],"on":[35,53,89],"such":[36],"architectures.":[37],"We":[38],"propose":[39],"integer":[40],"linear":[41],"programming":[42],"formulations":[43],"heuristic":[45],"process":[48,62],"allocation":[49],"data":[51,66],"mapping":[52,67],"SMP":[54],"block-multithreading-based":[56],"network":[57,86],"processors.":[58],"The":[59,75],"transformations":[63],"multithreading-aware":[65],"maximize":[69],"throughput":[71],"application.":[74],"experimental":[78],"results":[79],"that":[80],"evaluate":[81],"by":[84],"implementing":[85],"processing":[87],"applications":[88],"Intel":[91],"IXP":[92],"2400":[93],"architecture.":[94]},"counts_by_year":[{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}