{"id":"https://openalex.org/W2116623634","doi":"https://doi.org/10.1145/1278349.1278360","title":"Low-Power and testable circuit synthesis using Shannon decomposition","display_name":"Low-Power and testable circuit synthesis using Shannon decomposition","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2116623634","doi":"https://doi.org/10.1145/1278349.1278360","mag":"2116623634"},"language":"en","primary_location":{"id":"doi:10.1145/1278349.1278360","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278349.1278360","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085567454","display_name":"Swaroop Ghosh","orcid":"https://orcid.org/0000-0001-8753-490X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Swaroop Ghosh","raw_affiliation_strings":["Purdue University, West Lafayette, Indiana"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, Indiana","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Purdue University, West Lafayette, Indiana"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, Indiana","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University, West Lafayette, Indiana"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, Indiana","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085567454"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12534686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"4","first_page":"47","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.719880223274231},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6491721272468567},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6134188175201416},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.608962893486023},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5921802520751953},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5347375869750977},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.45566314458847046},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4276723861694336},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.40207016468048096},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3607907295227051},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23698049783706665},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.21277272701263428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1156381368637085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09607589244842529}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.719880223274231},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6491721272468567},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6134188175201416},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.608962893486023},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5921802520751953},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5347375869750977},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.45566314458847046},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4276723861694336},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.40207016468048096},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3607907295227051},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23698049783706665},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.21277272701263428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1156381368637085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09607589244842529},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1278349.1278360","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1278349.1278360","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.137.8640","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.137.8640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cobweb.ecn.purdue.edu/~ghosh3/todaes2007.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1856915098","https://openalex.org/W2081040908","https://openalex.org/W2109382398","https://openalex.org/W2161859753","https://openalex.org/W2535422787"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W1579528621","https://openalex.org/W2141620082","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469"],"abstract_inverted_index":{"Structural":[0],"transformation":[1],"of":[2,37,54,89,92,124,137,177],"a":[3,34,55,68,93,122,178,185],"design":[4,11,39],"to":[5,59],"enhance":[6],"its":[7],"testability":[8,32,91],"while":[9,72],"satisfying":[10],"constraints":[12],"on":[13,41,121,130,175,187],"power":[14,101],"and":[15,23,44,112,115,155],"performance":[16],"can":[17,170],"result":[18],"in":[19,33,80,139,143,148,157],"improved":[20],"test":[21,24,97,100,106,144,149],"cost":[22],"confidence.":[25],"In":[26],"this":[27],"article,":[28],"we":[29],"analyze":[30],"the":[31,51,74,90,166],"new":[35,167],"style":[36],"logic":[38,56,168],"based":[40],"Shannon's":[42,60],"decomposition":[43,61],"supply":[45],"gating":[46],".":[47],"We":[48,83,161],"observe":[49],"that":[50,165],"tree":[52],"structure":[53,169],"circuit":[57,179,188],"due":[58],"makes":[62],"it":[63],"intrinsically":[64],"more":[65],"testable":[66],"than":[67],"conventionally":[69],"synthesized":[70],"circuit,":[71],"at":[73],"same":[75],"time":[76],"providing":[77],"an":[78],"improvement":[79,136],"active":[81],"power.":[82],"have":[84,162],"analyzed":[85],"four":[86],"different":[87],"aspects":[88,133],"circuit:":[94],"a)":[95],"IDDQ":[96,140],"sensitivity,":[98,141],"b)":[99],"during":[102],"scan-based":[103],"testing,":[104],"c)":[105],"length":[107,150],"(for":[108],"both":[109],"ATPG-generated":[110],"deterministic":[111,152],"random":[113],"patterns),":[114],"d)":[116],"noise":[117,159],"immunity.":[118],"Simulation":[119],"results":[120,129],"set":[123],"MCNC":[125],"benchmarks":[126],"show":[127],"promising":[128],"all":[131],"these":[132],"(an":[134],"average":[135],"94%":[138],"50%":[142,156],"power,":[145],"19%":[146],"(21%)":[147],"for":[151],"(random)":[153],"patterns,":[154],"coupling":[158],"immunity).":[160],"also":[163],"demonstrated":[164],"improve":[171],"parametric":[172],"yield":[173],"(6%":[174],"average)":[176],"under":[180],"process":[181],"variations":[182],"when":[183],"considering":[184],"bound":[186],"leakage.":[189]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}