{"id":"https://openalex.org/W2130752878","doi":"https://doi.org/10.1145/1275571.1275593","title":"Teaching basics of instruction pipelining with HDLDLX","display_name":"Teaching basics of instruction pipelining with HDLDLX","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2130752878","doi":"https://doi.org/10.1145/1275571.1275593","mag":"2130752878"},"language":"en","primary_location":{"id":"doi:10.1145/1275571.1275593","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275571.1275593","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275593","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275593","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063275893","display_name":"Milo\u0161 Be\u010dv\u00e1\u0159","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Milo\u0161 Be\u010dv\u00e1\u0159","raw_affiliation_strings":["Czech Technical University in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5063275893"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.5293,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67261178,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8206003308296204},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6318314671516418},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.6104747653007507},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6072156429290771},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5615468621253967},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5322126150131226},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.46734315156936646},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4563872814178467},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4506920278072357},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.43660539388656616},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.4278068542480469},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.21633553504943848},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19929230213165283},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1728566288948059},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10277917981147766}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8206003308296204},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6318314671516418},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.6104747653007507},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6072156429290771},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5615468621253967},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5322126150131226},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.46734315156936646},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4563872814178467},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4506920278072357},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.43660539388656616},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.4278068542480469},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.21633553504943848},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19929230213165283},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1728566288948059},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10277917981147766}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1275571.1275593","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275571.1275593","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275593","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.297.5342","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.297.5342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www4.ncsu.edu/~efg/wcae/2004/submissions/becvar.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/1275571.1275593","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275571.1275593","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275593","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2130752878.pdf","grobid_xml":"https://content.openalex.org/works/W2130752878.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W1973271010","https://openalex.org/W2078243709","https://openalex.org/W2159643173"],"related_works":["https://openalex.org/W2370681738","https://openalex.org/W1497385637","https://openalex.org/W2080682474","https://openalex.org/W44753358","https://openalex.org/W2387022491","https://openalex.org/W2911649771","https://openalex.org/W2538796666","https://openalex.org/W2120819183","https://openalex.org/W2044899737","https://openalex.org/W2037875031"],"abstract_inverted_index":{"HDLDLX":[0,70],"is":[1,56,67],"a":[2,21,30],"graphically":[3],"described":[4],"VHDL":[5],"model":[6,40,55],"of":[7,11,26,64,92],"5-stage":[8],"integer":[9],"pipeline":[10,49],"well":[12],"known":[13],"DLX":[14],"processor.":[15],"It":[16],"can":[17,37,71],"be":[18,72],"used":[19,73],"as":[20,29],"platform":[22],"explaining":[23],"logic-level":[24],"implementation":[25],"pipelined":[27],"processor":[28],"complement":[31],"to":[32],"SW":[33],"functional":[34],"simulators.":[35],"Students":[36],"interact":[38],"with":[39,76],"by":[41],"implementing":[42],"hazard":[43],"resolution":[44],"logic":[45],"or":[46],"modifying":[47],"the":[48,54,61],"structure.":[50],"Even":[51],"though":[52],"that":[53],"internally":[57],"represented":[58],"in":[59,74,97],"VHDL,":[60],"previous":[62],"knowledge":[63],"this":[65],"language":[66],"not":[68],"required.":[69],"conjunction":[75],"HDL":[77],"Designer":[78],"and":[79,90],"Modelsim":[80],"tools":[81,96],"from":[82],"Mentor":[83],"Graphics":[84],"corporation.":[85],"Article":[86],"also":[87],"discusses":[88],"pros":[89],"cons":[91],"using":[93],"commercial":[94],"EDA":[95],"undergraduate":[98],"computer":[99],"architecture":[100],"course.":[101]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}